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and almost any microwave circuit could be handled by the method 
of analysis used in this program.
During the development of the programs, as each new program 
was developed, more facilities were included for the interactive 
on-line use of the programs. In the KICK03 program a list 
processing approach to the data structure in the program and 
a full syntactical analysis of the data was included. This made 
it possible to generate very complex data structures in the 
program thus making the program ideal for interactive on-line use 
on a computer. The data for this program was more like a 
programming language than normal data and any data error could 
be correct on-line during the run of the program. The program 
could be used on batch processing, on a remote teletype interactively 
or with a graphical display to display the results of an analysis 
in graphical form.
An investigation into the equations describing microwave 
components and optimisation techniques was carried out. The 
MICR03 program was prepared for these facilities but there was 
not sufficient time to include these facilities completely.

The idea for the research work cont led in this Ph. D. 
thesis originated from a suggestion to the author by Mr. M.K. licPhun 
at the University of WarwicK in November 1968 that research work 
in the field of the Computer Aided Design of Microwave Circuits 
would bo a very uceful research topic for a Ph. D. thesis. The 
research work on this topic started in ¡lay 1969 when the author 
started working with Microwave Associated Ltd., Luton whilst 
waiting for a Science Research Council grant to Gtart in October 
1969. Then a move was made to the School of Engineering Science 
at the University of Warwick where the main part of the research 
work was carried out up to October 1972. Also in February 1970 
the Science Research Council grant was changed to an industrial 
studentship grant between the Science Research Council and Redac 
Software Ltd.. The writing of this thesis was completed in the 
author's spare time whilst working with Redac Software Ltd., 
Tewkesbury after October 1972.
At Microwave Associates Ltd., Luton experience was obtained 
in the ‘heorectical design of microwave integrated circuits.
To assist with this work a remote teletype terminal for a time 
sharing computer was used at LuLon for microwave circuit synthesis 
whilst the computer program written by M c P h u n ”* ^ using chain 
matrix analysis was used for circuit analysis on the Elliott U 13O 
computer at the University of Warwick. Two prob]«mo were investigated 
with Microwave Associates Ltd.. The first problem consisted of 
checking and, if possible, improving the design of an L-band 
microwave integrated circuit switch^0*2  ^ as described in Appendix 
A.1. The second problem consisted of carrying out a theorectical 
investigation into various types of microwave phase shifter 
circuits for their possible production in the form of microwavo 
integrated circuits^*^ as described in Appendix A.2. For the
-  0 .2  -
second problem it was found that McPhun'c computer
(0.1 )program was not suitable for the types of circuits to be
analysed. Thus a new computer program, BGMA^'"^, had to be 
written by the author for this work to extend the ideas contained 
in KcPhun's program.
On arriving at the University of Warwick in October 1969 
a year was spent almost entirely on extending the appication of 
the chain matrix method of analysis for the analysis of general 
microwave circuits. During this period the CHAIN1 program^ 
was written by the author using chain matrix analysis for the 
analysis of general microwave circuits. This program analysed a 
circuit consisting of an assembly of 2-port networks and it broke 
this assembly down into a simpler assembly of cascades of 2-port 
networks forming a nain link between the input and output port of 
the circuit and branch arms, loop paths and parallel paths built 
to any level on this main path.
Towards the completion of the work on developing the CHAIN1 
program it was realised that the use of the chain matrix method 
of analysis had been taken just about to its limit but it could 
still not analyse all microwave circuits. Also at that time the 
use of the chain matrix method of analysis for general microwave 
circuits was being critised by Dr. Lurcombe, University of Warwick 
and Mr. Wolfendale, Redac Software Ltd.. Thus at that time it 
became necessary to completely rethink the method of analysis 
being used. The result of this was that it was decided to use 
a previously untried method for the analysis of microwave circuits.
The new method used was the mixed matrix method of
analysis for general microwave circuits considered as an assembly
(0.6)of n.-port networks . This method was found to be far more
- 0.3 -
suitable. The MICRO2 computer program^’^ 1 was written by the author 
to use this method of analysis. This program took about a year to 
write and was later replaced by the MICR03 computer program 
which incorporated more facilities ( see Appendix A.5 )•
During the course of the research work for this thesis 
there was a considerable amount of interest shown by the University 
of Warwick in the use of computer programs in an interactive mode. 
Thus a large portion of the time spent in writing the BGMA, CHAIN"), 
MICR02 and KICR03 programs was spent on developing interactive 
applications for these programs with each program including more 
interactive facilities than the last one. This work involved 
developing techniques for a full syntax analysis of the data, 
the use of complex,but very versatile,data structures and the use 
of the program interactively on a remote teletype possibly with 
a graphical display to display the results of a circuit analysis 
in graphical form. The result was that in the MICR03 program all 
these facilities were included and the data for the program had 
more the form of a compul.-r programming language that the normal 
data for a program.
Some time was spent during the course of the research for 
this thesis investigating the range of microwave components which 
should be included in a computer program for the analysis of 
microwave circuits. Also an investigation into how optimisation 
could be included in this type of program was carried out.
The organisation of this thesis is as follows. In chapter 1 
various types of microwave circuits are looked at to decide what 
problems are involved in the analysis of microwave circuits on a 
computer and the way these oroblems should be tackled. In chapter 2
- 0.^ -
three possible methods of analysis are discussed with the intention 
cf deciding on the best method for the analysis of
microwave circuits. Chapter 3 forms a supporting chapter for chapter 2 
describing the various matrix methods involved in analysis and 
the best way these can be organised. Chapters A and 5 describe the 
CHAIN1 program with chapter 4 describing the path topological 
analysis used to break the circuit into paths consisting of cascades 
of 2-port networks and’ chapter 5 describes the organisation of the 
CHAIN1 program. Chapters 6 and 7 describe the MICR02 and MICK03 
programs with chapter 6 describing the data structure used and 
chapter 7 describing the organisation of the program. Chapter 8 
describes the interactive facilities included in the programs whilst 
chapters 9 and 10 describe the work done on microwave components 
and optimisation respectively. Finally chapter 11 gives the 
conclusions of the whole thesis.
- 0.5
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Chapter I
Specification  of the Problem for the 
Computer Aided Design of M icrowave
C irc u its
1.1
I
1.1. Kio.iQWAvr: circuits
1.1.1. Definition
The first question to ask is "What is a microwave 
circuit ?". The first answer to this question could be that a 
microwave circuit is an assembly of components which carry 
electrical signals in the normal microwave region, i.e. 1GHz 
to 100GHz. This may appear to be a fairly good description but 
it is not really sufficient for this thesis.
For this thesis a microwave circuit could better be 
described as an assembly of components which require microwave 
techniques for their analysis. At low frequencies all electronic 
components can be characterised, at least for a small signal 
analysis, by an assembly of lumped components consisting of 
resistors, inductors, capacitors, dependant and independant 
voltage and current generators. This is not possible at 
microwave frequencies when disturbances in the circuit take a 
long time, comparable to the period of oscillation at the 
frequency being considered, to reach every part of the circuit.
The microwave components thus become distributed in their nature 
and will propagate electromagnetic waves within their physical 
size and/or radiate electromagnetic energy into the surrounding 
medium. i'he terms voltago and current no longer have any well 
defined meaning and energy will travel to every part of the 
microwave circuit in the form of electromagnetic waves.
( 1 1 )The definition of a microwave circuit given by Montgomery 
states : "A microwave circuit is a region enclosed by a metallic 
wall of any shape and communicates with the exterior by way of 
a number of transmission lines or waveguides which may be called
-  1.2
the terminals of the circuit.". This is illustrated for a 
3-port microwave circuit in Fig. 1.1. At this stage we are 
dealing with a very generalised microwave circuit.
The next problem is to provide a complete description of 
the performance of the microwave circuit between the terminals, 
or ports, of the circuit. At low frequencies it is usually possible 
to relate voltages and currents at all the nodes in the circuit 
but for a microwave circuit, in general, this is not possible.
The problem is that a microwave circuit communicates with the 
exterior by means of time varying electric and magnetic fields 
in the form of electromagnetic waves propagating in the lines or 
waveguides connecting the circuit to the exterior. Thus it is 
necessary to describe the circuit performance in terms of these 
fields on the boundary of the microwave circuit with the exterior. 
Thus the analysis of a microwave circuit involves the solution of 
a dynamic field problem where it is necessary to solve Maxwell's
M e t a l l i c  W a l l
Fig. 1.1. - Generalised 3-nort Microwave Circuit
liquations^ * , within the metallic walla forming tlio boundary 
of the microwave circuit, to give a relationship between the time 
varying electric and magnetic fields on all the communicating 
boundaries of the circuit with the exterior. In practice this 
dynamic field problem, except for trivial microwave circuits, is 
impossible to solve and thus it is necessary to try to 
simplify the problem so it can be solved.
1.1.2. Circuit Foris
So far it has been necessary to talk in terms of the 
field patterns across the boundaries of the microwave circuit and 
the exterior and this requires nome simplification. A microwave 
circuit usually communicates with the exterior via waveguides of 
some kind, e.g. coaxial lines, normal waveguides, striplines, etc., 
and we can usually assume that these lines extend to infinity 
outside the microwave circuit and have a uniform cross section.
The field patterns in any waveguide of this type can be simplified 
into a summation of a number of modes, possibly an infinite 
number, which satisfy the boundary conditions for the waveguide.
At any one frequency only a limited number of modes exist and 
often only one, the fundamental mode, will exist. Thus it is 
possible to describe the electric and magnetic field patterns 
on the communicating boundaries of the circuit with the exterior 
in terms of the modes of propagation in the waveguides externally 
connected to these boundaries. In practice it is usually necessary 
to assume that only one frequency of oscillation of the field 
pattern is present to further simplify the problem.
It is usually best to assume that only one mode of 
propagation is present in the waveguide connected to this circuit
1.^ -
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with the orientation of that node defined but it may not be possible 
to completely define the circuit response in this way. An example 
of this is a circular wavep,uide which, in general, may carry, at 
one frequency, a number of modes at any orientation. This problem 
may be overcome by considering this type of problem as the 
superposition of a number of separate ports on the circuit 
one port for each mode of propagation in the waveguides 
connected to the circuit. This is illustrated in Fig. 1.2 where 
in the exterior circular waveguides an mode and an mode
may be present with the latter mode having a horizontal, H^,
V _and vertical, component. Thus the 2-port circuit in Fig. 1.2
could be considered as a 6-port circuit with one port for each 
mode of propagation in the circular waveguides as shown in Fig. 1.3.
1.1.3. Description of Circuit Performance
So far we have arrived at describing a microwave circuit 
as an n-port network with each port carrying a given mode of 
propagation in the waveguides connecting it to the exterior.
Now it is necessary to define the amplitudes of each mode and 
to describe the connection between all these modes on all the 
ports of the microwave circuit.
Initially it is necessary to consider the amplitudes of the 
electric and magnetic fields of the electromagnetic waves 
propagating in the waveguides connected to the circuit. In 
this case a single electromagnetic wave mode consists of two 
waves propagating in opposite directions in the waveguide with 
propagation constant,Y, which, in general,will bo complex to include 
the attenuation of the waveguide or the presence of evanscent modes. 
Also the electric and magnetic fields transverse
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to the direction of propagation aro related by the wave impedance
for the waveguide, Z , so that w
E = Z H for the wave propagating into the circuit + w +
and E = Z H for the wave propagating out of the circuit— w —
with Z^ in general complex to include lossy waveguides or 
evanscent modes. Thus the total transverse fields in the waveguide 
for this mode is
E = E+ e“^ x + E e Y x ----------------- (1.1a)
and H = H+ x _ H  e V x --------------- - (1.1b)
for distance x along the line. If x is assumed to be zero at the 
interface of the microwave circuit with this exterior waveguide 
then all practical values of x outside the circuit will be negative.
A more convenient way to write equations(1.1) for a 
circuit analysis is
V = V e”^ X + V e y X ------------------- (1.2a)+ ”
and I a I e ^ X - I e X _ _ _ _ _ _ _ _ _ _  ( 1 .2b)
where V = Z I and V = Z I + o + o -
V, I and Z now represent scalar quantities which may be represented
by complex numbers. In general a voltage, V = g E , and a current,
I = g.  H,could be defined for the + and - components of the
two propagating waves separately with Zq = ( Ey / g^) . The
multipliers gy and g^ would then be constants defined by the
geometry and properties of the waveguide in question and
♦ *
normally selected to maintain V+I+ and V I  as the power flowing
into and out of the circuit respectively in this waveguide. In the
case of a waveguide carrying a TEM mode of propagation, i.e. a
simple transmission line, V and I would normally also be selected
as the voltage and current respectively on this line by suitable
selection of g and g..v i
The most convenient way to describe a microwave circuit 
is to describe the electromagnetic wave or mode amplitudes flowing 
out of the microwave circuit as a function of the wave or mode 
amplitudes flowing into the circuit in every waveguide connected 
to the circuit. This is termed the scattering parameter 
description of the circuit and this will be described in detail 
in section 1 .2.2.
1.1.4. Practical l-'iircowave Circuits
In this section a number of practical microwave circuits 
will be described from which a better understanding of the problems 
involved in the analysis of microwave circuits can be arrived 
at.
1.1.4.1. Practical Experience in Circuit Synthesis and Analysis
The first 5 months on the thesis was spent at Microwave
Associates Ltd., Luton and during this period experience in the
synthesis and analysis of Microwave Integrated Circuits was
obtained. The first problem involved the design of an L-band
(1.3)microwave integrated circuit switch * and this is described 
in Appendix A.1. The second problem involved a comparative 
study of various types of microwave integrated circuit phase 
shifters^ ^ and this is described in Appendix A.2.
1.1.4.2. Coaxial Plunger
Fig. 1.4 shows a possible design for an adjustable coaxial 
plunger which is radially symmetric about its centre line and 
Fig. 1.5 shows its equivalent circuit for a TEM mode analysis.
In the equivalent circuit the problem for analysis has been 
broken down into 9 separate sections consisting of a short section
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from an infinite length of coaxial line, for sections 1 to 7t 
and an inhomogenously filled circular waveguide, for sections 
8 and 9. Each of these sections can be considered as a simple 
distributed transmission line within a 2-port network.
for a predominately T'»: mode analysis in the coaxial liner, 
the connections of the networks in the equivalent circuit can 
be considered as a direct connection of voltage and current 
from the port of one network into the next as the wave propagates 
down the line, e.g. junctions between network 2 and 3 » 2 and **»
 ^and 5 in Fig. 1.5. In the case of the junctions between networks 
1 and 2 and 6, 5 and 6 and 7 the wave propagating down the line 
has to split between two networks, also at the end of network 7 
the line changes from a coaxial line into an inhomogenously 
filled circular waveguide in which it is assumed that two modes 
may propagate. Thus the 3-port' network between network 7 and 8 
will split the TL3', mode wave into the appropriate amplitudes of 
these tvjo modes. Similarly the If-port network between networks 
8 and 9 will modify the amplitudes of these two modes as the 
inhomogenous filling of the waveguide changes. The effects of 
the discontinuities in the circuit, e.g. change in the field 
pattern between various radii on the coaxial lines, can usually 
be taken into account by including a 1-port network, e.g. a 
shunt susceptance, on the junctions between the networks in 
question.
1.1.^.3» Microwave Integrated Circuit Phase Shifter
A practical microwave integrated circuit phase shifter 
is shown in Fig. 1.6. with its equivalent circuit in Fig. 1.7.
Fig  .1.6.- M icrowave Integrated C ircu it  
Phase Sh ifte r
F ig .1.7.- Equivalent C ircu it of Phase Sh ifter
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rhia equivalent circuit consists of the following
1 ) ¡.icrostrip transmission lines for networks 2 to 1 1 »
15 and 15 to 17. N.B. It is often assumed that only a 
TEt". mode of propagation is present on the microstrip line
2) p.i.n. diodes for networks 12 and 11*.
3 ) d.c. isolating capacitors for networks 19 and 20.
it loti tku: •
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1.2.1. blips of n-nort networks
In section 1 .1 .h. various types of microwave circuits were 
presented and broken down for analysis. The complete circuit 
consisted of a single n-port network which could be broken down 
into an assembly of n-port networks each one of which was simpler 
to analyse on its own than the complete circuit. In a number of 
cases these n-port networks have a simple equivalent or approximate 
to a simple equivalent circuit, o.g. Tables 1.1 and 1.2. It 
should be noted that in a number of cases an equivalent circuit 
may only represent correctly the microwave component over a 
limited frequency range and often the component values in the 
equivalent circuit may vary in a complex manner with frequency.
In the analysis of assemblies of n-port networks, and in 
the final circuit, we are only interested in the amplitudes of the 
modes of propagation of the electromagnetic waves on each port 
of an n-port network. In practice it may be necessary to include 
an ideal transformer with unity turns ratio in cascade with each 
port on every n-port network to arrive at a more accurate 
equivalent circuit.
To analyse microwave circuits as an assembly of n-port 
networks it is necessary to consider how the networks are 
interconnected at junctions of the networks. There are two 
basic ways in which networks may be interconnected. These are 
the series and parallel junction connections as shown in 
Fig. 1.8 and 1.9 respectively. At a series junction the current 
is common and the voltages sum to zero whilst at a parallel 
junction the voltage is common and the currents sum to zero.
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There may be some types of junctions which may be a mixture of 
these two types but they can always be broken up into separate 
series and parallel junctions using 2-port connecting link 
networks as necessary.
For some microv/ave components an immediate relation 
between voltage and current at a junction connection can bo seen 
either in terms of a series or parallel junction,e.g. for lines 
carrying a Tiv. mode of propagation. For the interconnection of 
waveguides the terms voltage and current only have a meaning in so 
far as a meaning is defined for them,e.g. in a rectangular 
waveguide carrying mode the voltage could be defined as the 
voltage from the centre of the top of the waveguide to the
centre of the bottom of the waveguide with the current defined so
*that v i represents the power flowing in the waveguide at that 
point. Thus the compatibility of the equivalent circuits of a 
number of microwave components must be decided before they are 
interconnected. In some cases another network, possibly an ideal 
transformer, may have to be included to make the networks 
compatible before they are interconnected at a junction in an 
equivalent circuit.
The results of interest to microwave engineers from a 
microv/ave circuit analysis program normally concern the amplitudes 
of the electromagnetic waves propagating in the waveguides connected 
to the circuit. All these results can easily be obtained from the 
scattering matrix for the n-port microwave circuit^”**'^  To derive the 
scattering matrix for a microv/ave circuit it is necessary to 
define a characteristic impedanco for each mode of propagation 
in each waveguide connected to the circuit. In general for 
a waveguide carrying a Till mode the characteristic impedance
just defines the ratio of voltage to current between the two 
conductors of the waveguide, for other nodes in waveguides the 
definition of tho characteristic impedance is more arbitary but it 
must be compatible with the voltage and current defined for that 
mode in the waveguide. In general the characteristic impedance 
may be a complex number to allow for lossy propagation in the 
waveguide or evanscent modes of power transfer.
1.2.2. Wave and P e e r  .'.cattering Matrices
For the microwave engineer it is necessary to present 
the results of a microwave circuit analysis in the form of a 
scattering matrix for an n-port network for, in general, a 
different complex characteristic impedance for each port. The 
resulting scattering matrix is then in the form :- 
b = S a
where b = column vector of reflected wave amplitudes 
a = column vector of incident wave amplitudes 
S = n x n scattering matrix
A problem arises in describing the scattering matrix for 
complex characteristic impedances due to the possibility of 
two different scattering matrices. One describes the amplitudes 
of the waves in the waveguides connected to the circuit and the 
other is in terms of the power flowing into and out of the 
circuit. This is due to the fact that a waveguide terminated in 
its characteristic impedance will not reflect a wave at its 
termination but it may not absorb the maximum power available 
whilst a waveguide terminated in tho conjugate of its characteristic 
impedance will absorb the maximum power available but a reflected 
wave may still be produced.
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From equation (1.8) the power into port i (subscript i) is.-
= Re( V. )
■ K l2 - K l2
*  »
If the input ii pedane e of port i is Zq  ^then b. = 0 and thus
for any input impedance on port i
Ja.|2 = incident power on port i 
| • (*■ = reflected power on port i
lbil
1.2. ?.. 3- '-'avo/Povn - :cattcrinr Conversion
Equating equations (1 .5) and (1 .8) and rearranging gives
1 ) Uave to Power Conversion
H Z, o o
- 1j R X d o o
(1.9)
substituting b and b from equations (l.^b) and (1 .7b) 
gives
s = ( S R0 + i Xo ) Zo-1 ( 1. 10)
2) Power to Wave Conversion
Z- 1 R o o
-j z" 1x L o o
( 1. 11 )
substituting b and b from equations (1.4b) and (l«7b) 
gives i-
s = ( s’ Z0 - J xo ) r; 1 ( 1 . 12 )
It should be noted that if all the terms in Zq are real, i.e.
Z = R and X = 0, then both the wave and power scattering o o o i • '
parameters are the same, i.e. a = a , b = b and S = S .
1.2.3. Presentation of Results
The main circuit performance results of interest to the 
microwave engineer are shown in Table 1.3 with the formulae for
From Wave 
Scattering Matrix
From Power
Scattering Matrix
Wave Scattering
Parameter, S.^ ij Sij
S . . Z . H” 1 for 1/ 3 iO 03 03 “
( for i = 3 see |V )
Wave Reflection 
Coefficient, TV s . , 1 1 ( s ’ Z . - jX . ) R~1 1 1  01 01 01
Voltage Standing 
Wave Ratio, VSWR.’ i
1 - \Si ± \ 
1 - |s41|
1 ♦ | s ' | 1 1 1 «
1 - \s! |1 ia*
Input Impedance, 
ZINi
1 + s . .
z . ---- —
0 1  1 - s . . 1 1
.  . 1* 8“  
1 - Sli
Power Scattering «
Pararameter, S.. S . . R . Z~1 for ij ©O OO ( for i = j see
i/ i ' i t
Reflection 
Coefficient, TV <Si l ao i * J Xoi> K ]
Is . .I I
Transducer Gain, 
PTij
I R . Z " 1 S. .I I oj oj 1 3 I K j l 2
Return Loss,
RLi
l( S. . R . + j X . ) Z- 1 I | li 01 J oi 03 1 K 1 I 2
Power Gain, PTi.1 K j ' 2
PGij 1 - Rt . Li 1 - K jI2
Available Gain, PTi.i K , l 2
PAij
1 - rlj 1 - K J 2
Insertion Gain,
PIij
| z . + z .-21---°A p
z < - z \  Ti^1 01 0 j
2 I Zoi+ Zo3 • I
z .-z\ ^• oi oj •
Insertion Phase, Arg( S. . ) - Arg(Z )
* -  A i  * *.j >
for iji j
Argis’  ^) + Are(Zo . + Zo;j )
N.B. The results of gain and return loos are often quoted
in dB. To obtain these in dJ3 then use 10 log(power ratio)
Table 1.3* - Results Obtainable from the Scattering Matrices
their derivation in terna of both the wave and power scattering
parameters, "'or the evaluation of t’ ere partii etera -'ill the porti 
of the microwave circuit are terminated in the characteristic 
impedance for those ports unless otherwise stated.
Tiie definitioi 5 of the results in Table 1.3 are as follows
amplitude of wave reflected
Æ \ . . .  , on port i1) wave scatterin': para, eter, S. . =  rr;— -- —------ :-- :--- r~° * ’ ij amplitude of wave incident
on port j
amplitude of wave reflected
2) wave reflection coefficient, T\ = ---— ~t----- ---— --:—i amplitude of wave incident
3) voltage standing wave ratio, V3./IÌ. =
on port i
maximum electric field 
alon"; line on port i 
minimum electric field
k ) input impedance, =
along line on port i 
voltage on port i
current into port i
amplitude of power wave
. . .  reflected on port i51 power scattering parameter, S. . = ---r-rr— :-- -x—  ----------y  ‘ “ 1 ’ ij amplitude of power wave
incident on port j
6) reflection coeffic
( amplitude of power wave 
T "1 .. reflected on port i 
1 amplitude of power wave 
incident on port i
power out of port i
7) transducer 6°in« ^ i  j ~ power available from port j
8) return loss, R, . =
power out of port i 
Li ~ power available from port i
power out of port i 
9) power gain, Pg... = pOWCr into port j'_
maximum power available from port i
„ for anv termination10) available gain, F, . ,  -------------- -------=-------;— :-----0 ’ Aij power available from port j
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1.3• 1 - Introduction
If we look at the possible requirements of a prospective 
user of computer aided design he would usually like the computer 
to design a microwave circuit to fulfil- a set of performance 
requirements. In fact ideally he would like the computer to 
produce a suitable circuit design from a set of performance 
requirements . This can be done for special cases, e.g. for some 
filter circuits, where the equations for the synthesis are well 
defined for a given type of circuit but for general circuit 
design this is not possible. In practice the user would have to 
define or guess an initial circuit topology with the component 
values in that circuit. Then he could analyse this circuit on the 
computer to see if it fulfilled his performance requirements.
If it did not then the circuit component values could be modified 
either manually or automatically in an optimisation routine to 
try to improve the circuit performance. In very complex circuits 
the user may prefer to design and analyse each part of the 
circuit in turn before analysing the entire circuit.
1.3.2. liicrownve Circuit Description
Ideally one would like to include provision for the entire 
range of microwave components in a computer program for the 
small signal linear analysis of microwave circuits. The main 
problem here is the very large number of microwave components 
which could be included most of which could best be described 
by their physical dimensions. In section 1.1.¿t. each microwave 
component was represented by an n-port network and thus this is 
the way microwave components should be entered in a computer 
program for the analysis of microwave circuits.
1. J. .5. Circuit Anal":-,!:; procedure
The objective of a circuit analysis procedure would be to 
provide results describing the circuit performance and, for 
microwave circuit analysis,it would have to consist of 2 parts 
as follows :-
1) From the data describing each microwave component 
form its description into an n-port network either 
in terms of a single matrix describing that n-port 
network or a simple equivalent circuit within an 
n<-port network.
2) Use a circuit analysis method to analyse the circuit 
which now consists of an assembly of n-port networks.
For a circuit analysis on its own it is usually best to 
supply the user with a table of results of the circuit performance 
printed out for a set of frequencies defined by the user. 
Alternatively if an optimisation procedure is to be used then it is 
necessary to analyse the circuit and compare its performance 
with the desired performance of the circuit from which the 
optimisation procedure can adjust the circuit component values 
to try and improve the performance of the circuit.
1.3.,t. Optimisation
In a circuit design it is usually impractical to let the 
user adjust the circuit component values manually to improve the 
circuit performance, particularly if a large number of component 
values may bo adjusted. For this type of work there are a large 
number of optimisation procedures available which could be used 
and the main problem into choose the best one(s) to use for the 
optimisation of microwave circuits.
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1.3.5* The Computer Program
The simplest way to use a computer for computer aided 
design ia on hatch processing using the card or paper tape 
reader for the input data and the line printer for the results. 
Unfortunately the user often meets with problems in using this 
type of program. He will often make errors in preparing his data 
and he will normally take a long time to find and correct these 
errors. Thus often 2 or 3 runs are required on each problem and 
each run may take several hours, or even days, between the time it is 
handed in for a run on the computer and the time it is return 
with the results of the run. Also all he v.'ill get is the results 
in tabular from from v'hich he will often have to plot graphs 
before he can decide whether the circuit performance is acceptable. 
Then, if the results of the circuit performance are not satisfactory, 
he will have to modify the circuit description and rerun the program 
with the new data.
An improvement to this method is the use of the program 
interactively on an on-line remote teletype. This has the 
advantage that the user can type all his data in directly to the 
program and have his results printed out directly on the remote 
teletype. This is extremely slow in terms of real time but if the 
computer is a multi-access machine then only about 2 to 3 times the 
processor time on batch processing will be used and the user will 
be able to see the results immediately after which he can decide 
to accept the present design or to try and improve the circuit 
design.
The remote teletypo may seem very desirable but the user 
of it will soon ask for more interactive facilities from the
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computer program. In using a remote teletype the user would often 
make errors in the data and he would like to be able to correct 
errors without terminating the run. Thus the user would like 
data checking to be included in the program to enable him to do 
this. Also he may wish to compose the input data as he types it 
in. In this case the data would have to be very meaningful to him 
and ideally he may prefer to use a complete problem orientated 
Ijrogramming language for microwave circuit analysis which would 
bo very easy for him to read and understand the data and would 
print out the details of any errors in the data for their 
immediate correction.
So far the results would still be printed out in a tabular 
form . This is not very convenient as it would normally take 
a long time to decide if the results are acceptable or to decide 
what to do to improve them by altering the circuit description. 
This problem could be overcome by the use of a visual display, 
normally placed next to the remote teletype, on which graphs of 
the circuit performance could be plotted.
In the programs described in this thesis, particularly 
the graphical display version of the MICH03 program, most of these 
objectives have been achieved and the MICH03 program can be used, 
with full data checking, on batch, interactively on a remote 
teletype, or on a remote teletype v/ith a graphical display next
to it
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1.4.1. Introduction
The programs previously written for the analysis of 
microwave circuits neatly fall into two classes.
The first class consists of the programs written for the
analysis of microwave circuits which consist mainly of a cascade
of 2-port networks. A large number of the simpler microwave
circuits fall into this class as most microwave circuits involve
the propagation of a wave or signal from the input port of the
circuit to the output port with the signal being 'processed' by
each part of the cascade in turn. It is usually fairly easy to
transform this typo of problem into a cascade of 2-port networks
(1.7)so a chain matrix method of analysis * can be used. In a 
number of programs using chain matrix analysis the method of 
analysis has been extended to include branch arms and/or parallel 
paths of cascades of 2-port networks on top of the main cascade of 
2-port networks in the circuit.
The second class consists of programs written entirely for
the analysis of lumped element circuits. In this case the circuit
consists of a number of branch components connected between nodes
in the circuit. Each branch may include a resistor, inductor,
capacitor, independant and dependant voltage and current generators,
mutual coupling for inductors etc.. The methods of analysis used
(*1 8)are usually a nodal analysis * or, more recently, a mixed mesh 
(1.9)and cutset analysis in which a matrix equation relating all
the variables in the circuit, e.g. node voltages and currents, 
is set up and reduced to give a set of equations relating the
voltages and currents in the indépendant voltage and current 
generators in the circuit. To maintain continuity some programs 
ox this type have been extend for use in the microwave region by 
replacing the microwave components in the circuit by their lumped 
element equivalent circuits.
The main points of most of the previous programs for 
microwave circuit analysis have been outlined here but there is 
still a need to consider the ways in which the programs can be used, 
e.g. data format, results provided, interactive use, etc..
1.^.2. Chain Patrix Analysis Programs 
M.6. !•> tkes i k * m  ¿«.vet ».
protruiLlll. pr*ytre-ttt .»rJt.
1.^.2.1. m'r.cPH
(1 .10)This program was written by ¡’tCl’hun ’ and was designed 
for the analysis of microwave reflection amplifiers and later 
extended for other circuits. It is a low level progx’am written in 
Algol for an Ixlliott 503 computer. It includes 2-port networks 
only containing single H, L or C components, stub transmission 
lines and tunnel diode equivalent circuits. The program will 
analyse circuits consisting of a cascade of 2-port networks with 
branch arms to any level either connected to the main cascade in 
series or shunc.
The order in which the data is read defines the topology 
of the circuit and this data consists entirely of numbers, except 
for one title string. Thus the program is difficult to use and very 
sensitive to data errors. The results are in tabular form giving the 
frequency response over a frequency range defined by the user with 
up to 10 possible options included consisting of 
input impedance, reflection coefficient and insertion loss.
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level program written for a time sharing computer using a remote 
teletype and the user can interact to a certain extent with the 
running of the program. The program includes 2-port networks only 
containing transmission lines, stub lines and series and shunt 
i{, L , C combinations of components. The program will handle up to 
60 networks assembled in a cascade between the input and output 
ports of the circuit with branch arms, series or shunt connected, 
and parallel paths, shunt connected only, to a level of 3 on the 
main cascade. The order of the input data defines the topology of 
the circuit and the input data includes 3 letter words to describe 
the network types and their topology. Command words arc used in the 
data to control the running of the program and to edit the circuit 
description. Thus the program is easy to use and not too sensitive 
to data errors. The output is in tabular form over a frequency 
range defined by the user with a set number of output options, 
i.e. VSWH, transmission loss and phase and input resistance and 
reactance.
medium level program written for a time sharing computer using a 
remote teletype terminal and the user can interact to a certain 
extent with the running of the program. The main advantage of this 
program is the large number of network types in the program including
1.1+.2.3. DI HI ET
This program was written by Parker ( 1. 12) . It is a low to
2-port networks containing current and voltage generators,
ideal transformers, uniform and radial coaxial lines, strip lines, 
coaxial step discontinuities, composite linos, H, L and C components, 
chuin and S parameters. The circuit may include branch arms and
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parallel paths connected either in series or shunt. The order in 
which the data is read defines the topology of the circuit and the 
data consists of a title followed by a list of numbers. Thus the 
data is at a low level with a small amount of data checking in the 
program. The results output at each frequency consists of the 
frequency value followed by up to three selected output options 
printed out at selected points in the network.
1.4.3. Electronic Circuit Analysis Programs 
1.4.3.1. kcap
This was possibly the original general purpose electronic
(1•13)circuit analysis program,written by IBM , designed, at least
initially, for batch processing. It is a medium level program and 
it is complete package including linear, d.c., a.c. and transient 
analysis for a lumped element circuit and uses a nodal method for the 
a.c. analysis. The data for the program includes a number of words 
and data checking is included. Thus the program is simple to use 
and the circuit is defined by a number of branches connected between 
nodes in the circuit with each branch consisting of lumped 
components. The results from the program consist of all the 
voltages at every node and all the currents in every branch in the 
circuit. In addition extra facilities are available, e.g. sensitivity 
analysis, worst case analysis.
1.4.3*2* h eJAP31
This program was developed by Redac Software I.td. * for 
the analysis of electronic circuits. It is a high level program 
decigned to analyse any meaningful lumped element electronic 
circuit. The program uses a mixed mesh and cutset analysis
1.30 -
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developed by Bran.in^ . The circuit to be analysed consists of 
lumped components t tz . ision lil included as 3-terminal,
2-port networks described by an admittance or scattering matrix 
and several electronic components, e.g. transistor equivalent 
circuits, from a data bank may be include. The input data is at a 
high level including a large number of words with full data checking 
and the program is thus easy to use. The output is in tabular form 
over a frequency range defined by the user. Host of the output 
options included are those of interest to the designer of electronic 
circuits. Also there are a number of extra facilities included, 
e.g. sensitivity analysis, worst case analysis, monte carlo analysis 
and optimisation. A recent addition is that the program can be used 
on-line interactively on a remote teletype.
1.4.3.3. BELNAP
(1 .1 5 ,1 .16) , ..This program was written by Davieau ’ and it
appears to be a medium to high level program. It is designed for 
the analysis of a circuit consisting of a number of sub-circuits 
each one of which is described as an n-terminal device described 
by an admittance, impedance, scattering, h-parameter or chain 
matrix. Normal lumped components are also included. A nodal method 
of analysis is used to obtain a frequency response of the circuit 
over a defined frequency range. The data includes a numbers a 
number of wordB and thus the program is easy to use and the 
output is in tabular form or as a graph produced on a microfilm 
plotter.
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1.5. COHCLU.S I0H3
Tho objective of this chapter was to outline the way in 
which the problem of the Computer Aided Design of Microwave 
Circuits should be tackled.
Firstly from an investigation into the general form of 
microwave circuits it was found that the entire microwave circuit 
could best be described as an n-port network. The results of 
interest to the microwave engineer in terms of the performance of 
this circuit is the relationship between the amplitudes of the 
modes of propagation on the waveguides or transmission lines 
connected to the ports of the circuit. These amplitudes can be 
best described in terms of the scattering parameters of the 
circuit.
The analysis of the circuit itself can be best tackled 
by breaking the general microwave circuit, as an n-port network, 
into an assembly of n-port networks. Each of these n-port networks 
representing a part or component vised in the microwave circuit.
Thus it is necessary to analyse an assembly of n-port networks 
and provide the results in terms of the scattering parameters of 
the circuit. The methods used so far for the analysis of electronic 
circuits including, in some cases, microwave circuits has been the 
chain matrix method of analysis or the nodal method of analysis.
Thus it will be necessary to decide on the beet method of analysis 
to use for microwave circ iits.
The organisation of a computer program for microwave circuit 
analysis will be decided by the types of microwave circuits to be 
handled and tho method of analysis used but in addition to this 
it is necessary to provide interactive facilities in the program 
so it is an interactive design program and not simply an analysis
program
-  1 .3 2  -
I
Ref orencos
1.1) C.G. Montgomery, R.H. Dicke, E.M. Purcell, 'Pi’inciples of 
Microwave Circuits', Dover, 19&5
1.2) S. Rarno, J.R. Whinnery, T. Van Buzer, 'Fields and Waves in 
Communication Electronics', Wiley, 1965, Chapter 4, pp. 228-269
1.3) B.G. Marchent, 'Computer Aided Design of an L-Band M.X.C.
Switch', Microwave Associates Ltd., Luton, 1969, Technical 
Report No. 160, ( see also Appendix A.1 )
1.4) B.G. Marchent, 'A Comparative Study of the Iterative, Hybrid 
Ring and Switched Line Microwave Phase Shifters', Microwave 
Associates Ltd., Luton, 1969, private communication,
( see also Appendix A.2 )
1.5) 'S-Parameters - Circuit Analysis and Design', Hewlett Packard, 
Application Note No. 95, Sept. 1968
1.6) L. Weinberg, 'Fundamentals of Scattering Matrices', Electro- 
Technology (USA), Vol. 80, July 1967, pp« 55-72
1.7) D.A. Calahan, 'Computer Aided Network Design', McGraw-Hill,
1968, pp. 36-39
1.8) E. Wolfendale, 'Computer-Aided Design Techniques', Iliffe,
1970, Chapter 2, pp. 15-50
1.9) F.H. Branin, 'Computer Methods of Network Analysis', Chapter 3 
in F.F. Kuo, W.G. Magnuson, 'Computer Oriented Circuit Design', 
Prentice-Hall, 1969, pp. 71-122
1.10) M.K. McPhun, 'A Computer Program for the Analysis of Branched 
Distributed and Lumped Circuits', IEE Conference Publication 
No. 23, 1966, pp. 89-124
1.33 -
1.11) P.E. Green, 'General Purpose Programs for the Frequency 
Domain Analysis of Microwave Circuits' , IEF.E Trans, on 
Microwave Theory and Techniques, Voi. MTT-17, No. 8,
August 1969> PP* 506-51**-
1.12) W.N. Parker, 'DIPNET: A General Distributed Parameter 
Network Analysis Pi’ogram', IEEE Trans, on Microwave Theory 
and Techniques, Voi. MTT-17, No 8, August 1969, PP **-95-505
1.13) H.M. Valli C.O. Harbourt, 'ECAP: A Matrix-Oriented Approach 
to Network Analysis', Chapter 1 in G.W. Zobrist, 'Network 
Computer Analysis', MacDonald, 1989« PP» 1-77
1.1**-) 'REDAP31: General Circuit Analysis Program (Redacal Version )', 
Kedacal Manual, Voi. 1, Redac Software Ltd., Tewkesbury
1.15) G.J. Herskowitz, 'Computer-Aided Integrated Circuit Design', 
McGraw-Hill, 1968, Chapter
1.16) M.A. Murray-Lasso, E.B. Kozemchak, 'Microv;ave Circuit 
Design by Digital Computer', IEEE trans. Microwave 
Circuits and Techniques, Voi. MTT-17, Ho. 8, Aug. 1969* 
pp. 51*+-526
Chopter 2
C ir c u it  Analysis for 
Microv/avc C ircu its
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2.1. IliTNODPCTION
.in this chapter the method« of circuit anal;, sis which may 
to used for the small signal linear analysis of microwave circuits 
in the frequency domain are considered. The objective is to choose 
the best method of analysis which :-
1) will handle all microwave circuits and components,
2) gives the correct,or at least an accuratesolution 
for any meaningful circuit,
3) uses the minimum number of operations and computation 
time on the computer and
b) is easy to program.
A flow diagram for a microwave circuit analysis program which 
will produce a table of results of the circuit performance is 
shown in i’ig. 2.1. The method of analysis is not defined here 
but the flow diagram is applicable to most methods of analysis.
The problems discussed in this chapter are the analysis part of 
the flow diagram shown within the dotted lines-in i'ig. 2.1.
The previous programs for the computer aided design of 
microwave circuits, section 1.^, have either used a chain matrix 
method of analysis or a nodal method of analysis. In section 2.2 
the chain matrix method of analysis is described and in section
2.3 the nodal method of analysis is described for microwave circuit 
analysis. In chapter 1 the problems involved in microwave circuit 
analysis were described in a very general way as the analysis of 
an assembly of n-port networks. In section Z .b a new method of 
analysis termed mixed matrix analysis is described which was 
developed for the analysis of n-port networks. In this thesis 
the chain matrix method of analysis was used in the CHAIN1 program, 
doscribeiin chapter 5t and the mixed matrix method of analysis 
was used in tho !'ICH03 program described in chapter 7.
(  S t e r t  )
Fig. 2.1.-F!ow Diagram for Microwave 
Circuit Analysis
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In thin chapter reference will often be made to the number 
of operations required in a calculation, lor this an equation 
lining the term CALC on the left hand side and a list of operatiohs 
on the right hand side will be given. The CALC equation may also 
be followed by a TILE equation giving the time for this set of 
operations in M r. for the Elliott 4130 computer with a 2jUz> store. 
The meaning of the operations given in the CALC equations and 
their computation times are given in Appendix A.3. To simplify 
some of those expressions the times for array access have been 
ignored.
To compare the performance of the various methods of 
analysis the computation times have been derived for each method 
of analysis for two practical examples :-
1) a cascade of n 2-port networks, Fig. 2.4, and
2) a non-contacting coaxial short circuit, Fig. 2.2, 
with its equivalent circuit shown in Fig. 2.3.
N.B. Most of the 2-port parameters and transformation for networks
(2 1 )in this chapter are also described by Paul * .
Fig. 2 .2 - Non Contacting Coaxial 
Short  C ircu it
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2.2. CHAIN MATRIX ANALYSIS
2 . 2 . 1 .  I n t r o d u c t i o n
The objective of a chain matrix method of analysis 
is to analyse a circuit as far as possible in terms of chain 
matrices. Chain matrix analysis is designed basically for the 
analysis of simple cascades of 2-port networks but it is possible 
to extend it application to more generalised circuits.
For a chain matrix analysis the circuit must consist 
initially of an assembly of 2-port networks. It is then necessary 
to break this assembly down into a simple cascade of 2-port 
networks between the input and output ports of the circuit.
On top of this path,between the input and output ports,further 
paths of a similar form can be connected on this main path to 
any level. In section 2.2 the basic equations for a chain matrix 
analysis are described with the equations for all the path 
connection types as follows :-
1) simple cascade of 2-port networks ( Fig. Z .k  ),
2) branch arms ( Table 2.2 ),
3) parallel paths ( Table 2.3 ) and
4) loop paths ( Table 2.5 )•
2.2.2. Simple Cascade of 2-port Networks
The basic objective of chain matrix analysis is to 
analyse a circuit consisting of a cascade of 2-port networks, 
Fig. 2.^. The method used is to set up the 2 x 2  complex number 
chain matrix for each network in the cascade as
Fi
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Thus on connecting the network
f = v?+1 and i'1 f out in out
together in a cascade 
ifn1 for j = 1 to (n - 1).
For n 2-port networks in cascade, Fig.2.4, : -
V . Ill an a :2 Vout
i.m I
P ro a22 1out
whore a . . 11 al2 n
= TT
r a-n a12
a*a 3=121 ‘-rL 21 22
To set up equation (2.3) requires (n- 1) complex 2x 2
matrix multiplication for a cascade of n 2-port networks. Thus
tlie total number of operations are :-
CALC = (n- 1) (8KULT.+ 4 ADD. +2 ASS.)J J J
and TIME = 4?44 (n - 1).
2.2.3. Simple 2-port networks
Chain matrices for some simple 2-port networks are given
in Table 2.1. It is possible to set up a chain matrix for all
2-port networks except where v. and i. arc not linear functions r  in in
of v . and/or i , . out out
2.2.4. Branch Arms
The two possible types of branch arm.connections are 
shown in Table 2.2 and the v/ay in which these are included in the 
analysis is to include the input impedance/admittance of the 
branch arm, Table 2.2, in a 2-port network in the main cascade 
from which the branch arm originated. In the CHAIN 1 program 
the chain matrix for the branch was first formed before the 
input impedance/admittance of the branch arm was calculated. It 
is possible to use the equation in Table 2.2 to transform the
IJetwork ¡Circuit Chain Matrix CALC TIME
Link Cr- , ....t—oi i
o— }----- -o
1 o l
0 1 J
2 ASS. 
0
2 C L 5 . 
3
336
Reversed
Link d><u “ - 1 0*1 _ 0 -1 J 2 ASS . 32 CLSj 336
Series Z
o i__; _:r° [: :] 3 ASS . JCLS . 3 h }6
Shunt Y [; a 3 ASS . 3CLS . 3 k 36
Ideal
Transformer
* _^3ife_Lc,
I 'OX
[ t  :] DIVr2 ASSj
2 CLS.J
k22
Transmission
Line >  ( i. P  cosliVl Z sinhYl] oY sinhYl coshVl |_ o —n.b. 1 ) 7 =  Z- 1  o 0
2) Z andV 1 
may Be complex
SINK.3
COSH. 3EXP . 
MUL$ . 
DIV . 
ASS!?
8058
Table 2.1 Chain Matrices for Sin,pie 2-port Networks
2.10
Branch
Tyne
Connection Equivalent
2-port
Equations
Series
„ a11 ZL + a12U — ' ' . ■ ■ ■
a21 ZL + a22 
■^-1 «1
n.b. Z = — —  if \=<X)
a21
& — —°
Parallel
i f . Q_J---»--- !--0
a21 + a22 YL 
a11 + a12 YL 
a22n.b. Y = —  if Yl=o4 
al2
*— 7 7 \ Ó y :
n.b. The TIME for the calculations for a branch arm is
CALC = 2 MULT. + 2 ADD. + DIV.3 3 3
and TIME = 2075
Table 2.2. - Branch Arm Path Types
2.11
load impedance/admittance through one network at a time in the 
branch arm from the end of the branch arm to the connection 
point for the branch arm. This method only useo half the computation 
time but it was not used in the CHAIN1 program as it was simpler 
to design the program to first form the chain matrix for the 
branch arm on its own.
Assuming that the chain matrix for the branch arm has been 
formed then the computation time for a single branch arm is
TIME = TIME to calculate input Z/Y for branch arm (Table 2.2) 
+ TIME to Get up chain matrix from Z/Y (Table 2.1) 
for which TIME = 2511.
2.2.5. Parallel Paths
The k possible types of parallel path connections are shown 
in Table 2.3« It should be noted that the 2-port networks in 
each path could be the result of a reduction of a cascade of 
2-port networks into the description of a single 2-port network.
The method used to analyse parallel paths is to first transform 
the chain matrices for each of the arms of the parallel path 
into Z, H, G or Y parmaters, Table 2.,t, as appropriate to the 
path type. The Z, II, G or Y parameters for all the arms of the 
parallel paths are added together, Table 2.3, and the result 
transformed back, Table 2.A, to the chain matrix for the entire 
parallel path. This chain matrix can then be included as a network 
in the cascade of 2-port netorks from which the parallel paths 
originated.
In the CHAIN1 program parallel paths were considered in 
pairs and the total computation time for 2 paths in parallel is
2.12
n.b. 1) The operations for the matrix additions is 
CALC = ^ ADD. and TIME = 916 
2) If there are n paths in parallel then there 
will be n matrices to be added together and 
TIME = 916 ( n - 1 )
Table 2.3 Parallel Paths Types

TIKE = TIME to convert 2 chain to Z, H, G or Y matrices 
( Table 2.4 ) + TIME to add 2 matrices together 
( Table 2.3 ) + TIME to convert a Z, H, G or Y 
matrix to a chain matrix ( Table 2.4 )
TIME = 11020
2.2.6. Loop Paths
Loop paths, Table 2.5» are basically the same as the 
parallel paths, Table 2.3, except that one side of the parallel 
path is a direct link. The method of analysis for a loop path 
is to convert the chain matrix for the loop path into a Z or Y 
matrix, Table 2.4, appropriate to the path type. Then the 
input impedance/admittance for the loop can be calculated,
Table 2.5, and included in the path of origin of the loop path 
ns a 2-port network, Table 2.1.
- 2.14 -
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n.b. The maximum TIME to calculate Z or Y for a loop is
CALC = ADbj + 2 SUB.. and TIME = 695
Table 2.5. - Loop Path Types
2.15 -
The computations for a loop path require
TIME = TIME to convert a. chain to a Z/Y matrix (Table 2.4) 
+ TIME to calculate the input Z/Y for the loop 
(Table 2.5) + TIME to set up a chain matrix from
the input Z/Y for the loop ( Table 2.1 )
TIME = 4499
2.2.7. Conversion of Chain to Scrttoring ¡Matrix
From equations (1.8), to transform equation (2.2) for the 
circuit to scattering parameters, using subscript 1 for the input 
port and subscript 2 for the output port and working in terms of 
the power scattering matrix
1 1 _ j .  rR i a .  + Z . R i b .
----  (2.4)
and : -
V . * —-1 1 —-1 * Z „ R Y a _  Z . R i b „m 01 o 1 1 o1 01 1
i. =
_.l 1 1
R “i ( a. - b )in _ o1 1 1
- — ~ * _4 1 _1.
Vout Zo2 "o2 a2f+ Zo2 R01 b2
_-iout K Ì  ( a2. - }
(2.5)
Substituting equations (2.4) and (2.5) into (2.2) and rearranging 
gives
o1 "(al1 Zo2 + ° 12  ^
(ft21 Zo2 + a22J
R-fo 1
KÌ
-zo 1
1 -(a
(a1 1 Zo2 a12)
21 Zo2 " a22J
j— \
o 1
r |
r »"ia
- (2.6)
Solving for b^ and b2 gives
r
b i
■ II t> > 
I ( A . - Z* C „ ) h ' 1 o1 1 ™ o •
I “
Q1
t
b_ O R ( B„ - Z , D„ ) a*L  2j 0 1 o2 1 -  2 _
(2.7)
where 1 ) A1 = Zò2 + a 12
5) C1 = 
5) A a =
®21 Zo1 + S22
a i1 a22
2) B1 = a22 Zo1 + al2 
M  = a21 Zq1 + a ^
ai2 a21 6) A s = A1 + Zo 1 C1
7) R0 = 2 ■> 1> *o1 o2
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If the conjugate sign is omitted from equation (2.7) then the 
conversion from chain to wave scattering matrix is obtained. The 
result in terms of a power scattering matrix for the 2-port 
circuit is thus :-
»
b1 sJi S12
»
aiI
L bsJ _S21
1s°22
• »
Lad
The operations to convert from chain to scattering matrix
using equation (2.7) requires :-
CALC = If!V . + 13 MULT . + 5 ADD . + 3 SUB . + 3 MULT + ADD + SORT 0 3 0 3 r r r
and TIME = 14297
2.2.8. Practical Computation Times
1) Cascade of n 2-port Networks (Fig. 2.A)
TIME for computation = 4744 ( n - 1 ) see Fig. 2.4
2) Mon-Contacting Coaxial Short Circuit (Fig. 2.2)
TIME for main path as cascade of 3 network*= 4744 * (3-1)
(Fig. 2.A)
TIME for parallel path on main path = 11020
(section 2.2.5)
TIME for 2 sides of parallel path as = 2*4?44*(4-l)
cascade of 4 networks (Fig. 2.4)
TIME for A branch arms terminated in a load, = 4*2511
(section 2.2.4)
TIME for computation = 59016
- 2.17
2.3. HJMP’ÎJ) ;l. v "NT ANALYSIS
2.3.1. Lumped Equivalent: Ciroui for n-port Networks
To analyse a microwave circuit using a lumped element 
analysis it is necessary to transform the individual components 
if the circuit into their lumped element equivalent circuit. Thus it is 
necessary to consider the lumped element equivalent circuit for 
an n-port network. In general a matrix equation relating the 
voltages and currents on all the ports on an n-port network 
could be derived to describe the performance of the n-port 
network and stated in the general form :-
- .............- (2.9)
V z c is s
i D Y VL pJ _ _ _ p_
where 1) i and v are both column vectors of the port s p
currents and voltages chosen as the independant 
variables.
2) v and i ore both column vectors of the ports p
voltages and currents corresponding to i^ and 
respectively.
3) Z, C, D and Y are matrix partitions.
If we use subscript i for port 1 of the n-port network then :-
1) if port i has i . as the indépendant variable then :- s 1
■ = 2  z* a i . + 57 c v31 ~  a.i "  ik pk3 K
2) if port i IiaS Vpi
■ ---------  ( 2 . 10)
as the independant variable then
i . = 5! d. . i . + T* y. 
pl 3 10 s° Ti 1ik Vpk
(2. 11)
n.b. The equivalent circuits for these two cases are shown in 
Fig. 2.5 and 2.6 respectively.
It is possible that the n-port network being considered already 
consists of a lumped element equivalent circuit in which case 
this lumped element equivalent circuit can be used directly.
O --
K
V . SI
O--
:1 p 1 i2 p2
t O t t O t " ' .......“ 1
n.b. The voltage generator with voltage Z ^  i  ^ can 
be represented as a simple impedance of Z ^
Fig. 2.5. - Equivalent Circuit for a Sinfle Port of an
n-pnrt Netv/ork with Current es the Indépendant 
Variable
n.b. The current generator with current Y ^  v . can 
be represented as a simple admittance of Y ^
Fig. 2.6. - Equivalent Circuit for a Single Port of an
n-port Network v/ith Voltage as the Indépendant 
Variable
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2.3*2.1. Basic Principios
The Gimplest method for the analysis of lumped element
(2 2^circuits m  a computer program is to use nodal analysis .
The principle is to set up a nodal admittance matrix for the
entire circuit in the form
I = y ' V ------------------------------- (2.12)
where V = vector of voltages on all the nodes in the circuit
I = vector of currents into all the nodes in the circuit
t
Y = indefinite admittance matrix relating I to V
If one of the nodes is omitted from equation (2.12), i.e. the
voltage on that node is set to zero, then the voltages on all the
nodes in the circuit can he derived for a given I vector provided 
1
Y is non-singular. There are some limitations in this method of 
analysis for the components in the circuit, e.g. voltage generators 
can not be included except in the V vector, independant current 
generators can not be included, and direct links between nodes 
can not be included.
1
In a nodal analysis the admittance matrix Y is first 
set up from the circuit description in its definite form, i.e. 
with the voltage on one node set to zero. Then the nodes with
1
no current flowing into them are eliminated from the matrix Y 
to leave the nodal admittance matrix between the nodes in the circuit 
connected to the external voltage generators. This gives the 
admittance matrix of the circuit as an n-terminal network which 
can be translated to an n-port network description for the 
admittance matrix for each of the pairs of ports connected to 
an independant voltage generator.
2.3.2. Nodal Analysis
on
i A
2.20
2.3.2.2. :.'-r>ort K»tworks in Modal Analysis
In a nodal analysis n-port networks are normally described 
by their n-port admittance matrix, i.e. in equation (2.9) only the 
partition Y is present so that :-
n.b. A 2-port admittance matrix for 
is shown in Fig. 2.7.
---------  (2.13)
2-port netv/ork
To include n-port networks in a nodal analysis it is 
thus necessary to generate the lumped element equivalent circuit 
for the n-port networks as described in section 2.3*1 « e.g. a 
practical example for a nodal analysis is shown in Fig. 2.3« For 
the analysis of an assembly of n-port networks initially the circuit 
will consist of a separate part, in the equivalent circuit, for 
each junction of the n-port networks in the circuit. It is possible 
to solve this problem provided only the voltage difference between 
pairs of nodes on the same part of the circuit are required but in 
practice it is usually better to connect links between the separate 
parts of the circuit. The condition on connecting each linK is that 
it must be possible to construct a cutset through the link which 
does not cut any other current carrying path in the circuit. Thus 
the voltage across opposite ends of the links will all be zero 
and no current can flow in these links. The result of connecting 
these links in the analysis is that each link will merge two nodes 
in the circuit and reduce the number of nodes in the analysis.
A simplification to the nodal analysis will also result 
if the datum node is chosen wisely. It is best to arrange all the 
links in the circuit so that all the lower terminals on all the 
external ports of the circuit are connected together. This will 
reduce the number of non-zero elements in the nodal admittance
2.21
~  - — "
* 1 _ y n y  1 2 V 1
<\J 1 
•H
______
1
y 2 1 y 2 2 V 2
Fig. 2.7. - 2-port Admittance Matrix for a 2-port 
Lumped Element Network
k
o
( vk - vi
0
1
■J
Fig. 2.8 Easic Element for a Nodal Analysis
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matrix for the circuit as the datum node should now have a 
very largo number of the components in the circuit connected 
to it. Also the analysis can then proceed to derive the voltages 
and currents in all the upper terminals on all the external 
ports of the circuit only.
2.3.2.,/. Computation Times and Matrix Filling 
Number of Nodes
In an assembly of n-port networks
Also for n series junctions and n parallel junctions in the circuit s P
there will be Cns + n ) separate parts of the circuit and to form
Matrix filling is a little more difficult to define and it is 
better to compare some practical examples.
considered as the addition of a voltage controlled current 
generator to the nodal admittance matrix as shown in Fig. 2.8.
To add this to the nodal admittance matrix requires the addition 
of the following elements to the matrix
1) At a series junction - no. of nodes = max ( c or 2 )s
2) At a parallel junction - no. of nodes = 2
where c = no. of networks connected to the series junction s
in question
the circuit into one part will require (nQ + n - 1) links. Thus in 
the final equivalent circuit, ignoring the datum node,
n
(2.14’
To set the nodal admittance matrix
The addition of each element in a nodal analysis can be
column
k
column
1
row i
£row j
- 2.23 -
Thus to add one current ceneratoi’ to the nodal admittance matrix 
for the circuit, in its definite form, requires the following 
operations
No. of nodes
connected to datura node Operations TIKE
0
1
2
(any node)
( not i and j or k and 1 )
2 ADD. + 2 SUB. J 0
ADD. + SUB.
0 0
ADD .j
9 Zh 
kGZ 
229
2.3«2.k. Practical Computation Times
1) Cascade of n 2-port Networks (Fig. 2.if)
Ho. of iiodcs Ho.
Networks not interconnected if n
After connection at (n+1) junctions 2(n+l) 
After connection of links (n+2)
In definite admittance matrix (n+1)
Matrix Filling
mean no. of off diagonal elements —  ^ ■ ■
2 )
Computation Time
To clear admittance matrix
To set. up admittance matrix
Mean time to eliminate internal 
nodes ( Fig. 3*9 )
Total Time
Non-Contactin<r Coaxial Short Circuit
TIME
99(n+1)*
9l6n
II«**.4*10 for n=10 
*2.1*1CT for n=20
^ 6.5*10^ for n=10 
«■2.8*105 for n=20 
(Fig. 2.2)
Ho. of Nodes No.
Networks not interconnected 52
After connection at k series and
6 parallel junctions 26
After connection of links 17
For definite admittance matrix 16
Matrix Filling
on
.if
mean no. of off diagonal elements 3.1875
- 2.24 -
Computation Time TI
To clear .admittance matrix 
To set up admittance matrix 
liean time to eliminate internal
25344
2933Û
O' 322000
nodes ( Fig» 3»9 )
Total Time !» 3.77*10'’
2.3 • 3 • ilixed  l-'esh and Cut.-a; t Analy.-.i a
another possible way of analysing lumped element circuits. It is 
not of much help in the analysis of microwave circuits but there 
could be some n-port networks in a microwave circuit which consist 
of a complex lumped element equivalent circuit, e.g. a microwave 
transistor. In this section a very brief account of the way in 
which this method of analysis can be used in this case to provide 
a description of an n-port network for the mixed matrix analysis 
in section 2.4 will be described.
circuit it is necessary first to find a tree in the circuit which 
includes all the voltages generators but no current generators.
The remaining elements are then considered as mesh elements. The 
circuit analysis is then carried out in terms of the tree voltages 
and the mesh currents. In a microwave circuit if a single n-port 
network was found to have a fairly complex lumped element equivalent 
circuit then the mixed mesh and cutset analysis could be used to 
analyse this n-port network. For this method of analysis to give 
the required matrix for insertion in the mixed matrix analysis 
described in section 2.4 it is necessary to consider every port of 
the n-port network connected to a series junction as an indépendant 
current generator and every port connected to a parallel junction
In the mixed mesh and cutset analysis for a lumped element
I
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as an indépendant voltage generator, e.g. Fig. 2.9. The result 
of tiiis method of analysis after the elimination of the internal 
variables in the n-port network is in the form :-
~ - 1Î. Y D V,t t— »
1
<
1
o
--
r
fH
•H__
1
(2.15)
whore vector oi indépendant voltage generators
i^ vector of indépendant current generators
i. currents in components of v,X» "t
v^ voltages across components of i^
In section ( 2 . h ) it will be seen that equation (2.15) is in the
correct format for an n-port network for insertion directly in the 
mixed matrix analysis for assemblies of n-port networks.
connection 
to series 
junction
connection 
to parallel 
junction
t = tree element 
1 e link element
Fig. 2.9» - Typical Tree and Link Branches in a Lumped
on
. .k
Element Network
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Z.h. i.IXED r.AJinX ANALYSIS
2.^.1. Introduction
This section describes the mixed matrix method of analysis 
of assemblies of n-port networks. In section 1.2 a generalised 
microwave circuit was broken down into an assembly of n-port 
networks. Various authors have analysed electronic circuits as 
an assembly of lumped components but no one has analysed circuits 
as a general assembly of n-port networks. The mixed matrix 
analysis described in this section has been designed specially 
for the analysis of microwave circuits in terms of an assembly of 
n-port networks and the variables in the analysis are the voltages 
and currents in the junction connections of the n-port networks. 
Huelsmanv ' has described the analysis of some assemblies of 
2-port networks but only so far as a circuit consisting of 2 or 
3 networks in parallel. It appears that no other work has been done 
in the analysis of a circuit in a computer program using the 
mixed matrix analysis described in this chapter.
2.^.2. Kixed tatrix Generation
To unalyse an assembly of n-port networks it is necessary 
to consider how the networks may be described and hov; they are 
interconnected. The points of interconnections of the networks 
are termed junctions and there are two possible types of junctions, 
the series and parallel type of junction, as described in 
section 1.2.1. Thus :-
1) At a series junction the current i is common and !•s
i. = i for all jj s
V c V ,
8 t  i
and
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2) At a parallel junction the voltage v is common and :-P
v . = v for all j J P
and i = y, i .
P j 3
where j includes all the networks connected to the junction in 
question. Thus we can set up a matrix equation relating these 
sur.inntions for all the junctions in the circuit as follows :-
— r 1Vs = z C i6
ip. D Y VP
(2.16)
where i , v , v and i are now column vectorsB p s  p
suffix s and p refer to all the series and
parallel junctions in the circuit 
respectively
Z, C, D and Y are matrix partitions
1
A flow diagram for a computer program using mixed matrix 
analysis is shown in Fig. 2.10. In this flow diagram initially 
the matrix in equation (2.16) is cleared, i.e. set to a zero 
matrix. This implies that all the series junctions are short 
circuited and all the parallel junctions are open circuited.
Then a mixed matrix , in a similar but reduced format to equation 
(2.16), is set up in a buffer and then added to the matrix in 
equation (2.16) for each network in the circuit in turn. ( H.B. 
the reduced format means that only the junctions to which the ion
network in question is connected are included in the matrix
equation ). On the internal junctions in the circuit there are
no current or voltage generators and thus, after equation (2.16)
has been set up, the terms in v and i for these internal 171 s p
junctions can be set to zero. These variables can then be eliminated 
from equation (2.16), as described in section (5«3 )i to give a 
reduced mixed matrix equation describing the circuit performance 
between its external ports only in the form
2.28 - 1
on
A
Fig.2.IO.- Flow Diagram for Mixed Matrix Analysis
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-  ^~ - - - t -
V r z' C ' is
•i t 1D Y * »\r
— _ m P.
In both equations (2.16) and (2.17) the mixed matrix is 
shown neatly partitioned but in practice the rows and columns for 
the same junction may occur in any order. For the elimination 
process it is usually convenient to group the junctions connected 
to the exterior at the bottom right or top left of equation (2.16).
2.^.7. Ilixed trices for networks 
2.^.3.1 . 1 -i'ort Networks
For a 1-port network, e.g. Table 2.6, it iG only necessary 
to calculate the input impedance or admittance of the network.
2.^.3«2. 2-oort networks
Table 2.7 shows a number of simple 2-port networks which 
could be included to represent the equivalent circuits of various 
microwave components in a microwave circuit analysis program.
For the mixed matrix of a 2-port network it is necessary to set
on
Table 2.6. - Mixed Matrix for 1-port Networks
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up the Z, H, C or Y parameters for a 2-port network, e. g. Table 2.;+, 
depending on the junction types to which tho network is connectca. 
host of the mixed matrix equations are fairly simple anti they can 
bs programmed easily in an analysis program taking advantage of 
similarities in the mixed matrices whenever possible to reduce the 
size of the program. For some of the more complex circuits 
it may be more convenient to set up one type of mixed matrix 
only and to use an exchange algorithm, section 3*1 « to derive 
the required mixed matrix for the set of junction connections of 
the network.
2.¿t.3.3« Transmission T ines
Table 2.7 includes the mixed matrices for a transmission 
line but these are fairly complex and would require a large amount 
of code in the program to provide all the 4 types of mixed matrices. 
A simpler and more convenient way of deriving these mixed matrices 
will be described in section 2.^.6. At this point it should be 
noted that in general characteristic impedance and propagation 
constant for a transmission line will both be complex numbers to 
allow for lossy propagation and cvanscent modes in the line.
2.h.Z>.b . n-port Networks
For an n-port network it is best to set up the 
mixed matrix which is the simplest to form, e.g. the impedance 
or admittance matrix for that, network. Then an exchange algorithm, 
section 3.1, can be used to obtain the required mixed matrix. In 
some cases, particularly the results of practical measurement on a 
microwave component, it may be easiest to set up the scattering 
matrix for the n-port network and then to convert this to the 
required mixed matrix.
on
A
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Z . h . h . Conversion Mixed to Scntterinr airi)
Power Scattering
.Once the mixed matrix of the entire circuit between its 
external ports has been obtained then it is necessary to convert 
it to the scattering matrix for the circuit. The mixed matrix for 
the entire circuit is shown in equation (2.17) and to convert to
Ia power scattering matrix it is necessary to substitute for vs• i i
i , i and v usinj equation (1 .8) adding the appropriate s or p P u P
euffix to give
“ * _4 ' rZ R 2 a + Z R ‘ b
1 -oC<3
1__ .A » »
R * ( a - b )OS os S OS 06 S OS S s
R ? ( a - b )
t t
D Y * -4 ' -4 'Z R 2 a + Z R 2 bop p p op op p op op p
Rearranging to group b' with b' and a ' with a* gives
— t — -v
Z + Z - c ZOB Op IT*os 0 b*s
- d ' s + y 'z ’ 0
1
R" 2 tbL  opj opj L PJ
• * t * “ - 1 ” 1
- z - z c zos op iT *os 0 • as» » *
-D S-Y.Z 0
1
r " 2
t
a
L o op L p J
- (2.18)
The solution of which will give the power scattering matrix for 
the circuit as
i ‘
bs
t
Scs
* “ssp
“ 1 “
asfbL PJ
i
S
L p s
isppj
• taL Pj
To obtain the power scattering matrix from the mixed matrix 
it is best, in a computer program, to set up the numerical form 
of equation (2.18) in the form 
B b = A a
and use an algorithm to solve this type of equation, section 3.2, to 
give
b = B-1 A a or ' -1S = B A
Equation (2.1S) is a very generalised equation and could be 
simplified if : -
1) all the terms in Z are real only,
2) all the real parts of Z are equal, orI 1 °
3) only the partition Z or Y is present in the mixed matrix.
Typical
followi
times for 
ng table.
the most general conversion are shown in the
I
O•o Junctions
TIME
Set up
equation (2 .18)
Multiply by 
-4 _4 R 2 and R 2 os op
Solution 
to give 
S’
Total
nG nP
1 0 931 829 1061 2 8 2 1
0 1 18 2 1 829 10 6 1 3711
2 0 1862 2 10 6 7149 11117
0 2 5422 2 10 6 7149 14677
1 1 3642 2 10 6 7149 12897
3 0 2793 3 8 3 1 23585 30209
0 3 10803 3 8 3 1 23535 38219
2.4.4.2. Wave Sea t ter? n;;
The conversion from mixed matrix to wave scattering matrix 
may be derived in the same way as for the conversion to power 
scattering matrix except that equations (1 .3) are used for the 
substitution instead of equations (1.8). The equation equivalent 
to equation (2.18) is then
«
z
1
-  c z R-’2 0 b
1
z -  z
1
c z R-* 0 aop 03 s os op os s1- D * + y 'z 0
1
R-2 * b
«- D y 'z 0 R~2 a
00 op . P. I _ op __P
on
(2.19)
2.4.5. Conversion Scattering To Mixed Matrix 
2.4.5. 1. Power .Scattering
To obtain the conversion from power scattering to mixed
matrix the scattering matrix for the n-port network must first be
- 2.3'» -
I
partitioned for the ports connected to series and parallel junctions 
as follows
t t i t
b S 3 a
a = ss s? . s ------------------- (2.20)
b S S aL P j L P® PPj L P.
Substituting equations (1 .7) into equation (2.20) gives
1 r ~'Z ( v -  Z* i )‘ 03 S O S S
“ »
s GS
1 ~ssp i -R ~ 2 ( v + Z i )  ^ 06 S OS G
"2 R~^ ( v - Z i )
L °p p °p p J
l
s ps
i
s
pp
£ R *' ( v + Z i ) f  op p op p ^
Rearranging to group v with i and i with v givess s e p
— — ^ - -
S* -  s '  z R - * 0 Vss sp op os B
1 *  i • •S Z + G Z 0 iL p g op pp op op _ P_
— * iZ + s z
_ O G 6 G O S
i
-  s z_ ps O S
s r"‘2‘ 0 isp os G
t
*  -  s 0 r ""2 V
r r | o p j PL J
(2.21)
The solution of which gives :■
V z c is • s
i D y Vp_ _ p_
and this solution can be obtained numerically as described for 
the conversion mixed to power scattering matrix in section 2.it.,f.1 .
2.^.5.2. V.'ave Scattering
The conversion from wave scattering to mixed matrix may be 
derived in the same way as the conversion from power scattering 
except that equations (1 .<f) are used for the substitution instead 
of equations (1.7). The equation equivalent to equation (2.21) is 
then
( 3 - S  ) Y - S6S OS 6p
s Y ( *+ S )
•
v*OS
0
0
•
Vs
ips OS PP _ °£j L pJ
( * + S ) S V
I0r*J1J a; iss sp op OS s
- s  ( * - s ) Y 0 R-^
•
Vps pp ojj L  °El L pJ
Typical times for the most generalised conversion are given in
(2 .2 2 )
on
.if
the following table.
Ho. of junctions
n + ns p
TIME
Set up 
equation 
(2.22)
Multiply by 
±
K and R 2 os op
Solution to 
givo mixed 
matrix
Total
1 1576 829 1061 3266
2 5642 2106 7149 12897
3 6798 3831 23585 34214
4 10844 6004 55766 726l4
5 15780 8625 109107 133512
2.4.6. Mixed matrices for Transmission Lines
The wave scattering matrix for a transmission line can 
be set up aa
0 e
-y\
-y i
(2 .2 3)
where Y  = propagation constant of the transmission line 
and the scattering matrix is based on the characteristic 
impedance of the transmission line.
This wave scattering matrix can then be converted to the required 
mixed matrix using the conversion described in section 2.4.5.2. 
The advantage of this method of setting up the mixed matrix for 
a transmission line is that the process is simple and 
common for all the types of mixed matrices required using a 
conversion procedure which will have to be supplied anyway for 
n-port networks described by a scattering matrix.
The total TIME to set up the mixed matrix for a transmission 
line this way is 17577 compared to 9106 to 9575 to set up the 
mixed matrix directly.
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2 .  h . 7. Practical Coupn l.,-. t ion Til. . .i
1 ) Cascade of n ¿-port networks (Fig. 2.*0 j-
lio. of Variables in mixed matrix (n+1)
Mean no. of off diagonal elements in 2 n
mixed matrix n + 1
Computation Times
To clear mixed matrix 
To set up mixed matrix
Mean time to eliminate internal variables
( Fig. 3-9 )
Total tine
TIME
99(n+D2 
916 n
« ^ * 10^ for n=10 
«2.1 *1Cr for n=20 
'll
6.5*10,1 for n=10 
2.8*10^ for n=20
2) Non-Contacting Coaxial Short Circuit (Fig. 2.2)
No. of variables in mixed matrix 10
Mean no. of off diagonal elements in 2 0
mixed matrix
Computation Times TIME
To clear mixed matrix 9900
To set up mixed matrix 10076
Mean time to eliminate internal variables 52212
Total time 72188
on
2.5. CONCLUSIONS
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The main purpose of this chapter has been to outline the 
basic of various methods which could be used for the analysis 
of microwave circuits and to choose the most suitable one(s) for 
use in a computer program for the analysis of microwave circuits.
The methods of analysis in this chapter are basically not new.
In this chapter they have been fully described and compared with a 
comparison of the computation times involved. Tnese are summarised 
in Tables 2.8 and 2.9.
The chain matrix method of analysis is simple to program 
anct requires very little core store during the analysis. It was 
also the fastest of the 3 methods considered, Table 2.9* It is an 
analysis in terms of transmission through a cascade of 2-port 
networks which microwave circuits often consist of. The disadvantage 
waG that it is very difficult to apply to generalised microwave 
circuits as it will only handle cascades of 2-port networks. It 
can be extended to include branch arms, parallel paths and loop 
paths but it can not handle general assemblies of n-port networks. 
Also it is necessary to form the circuit into an assmbly of 
cacades of 2-port networks, branch arms, parallel paths and loop 
paths before this method of analysis can be used.
The nodal method of analysis is designed for the analysis of 
lumped element circuits but it can be extended to include n-port 
networks by transforming the n-port networks into their equivalent 
lumped element circuits. The result of this is that often a large 
number of nodes are generated in the circuit particularly if 
series junction connections are involved. This involves setting 
up a large matrix for the analysis which greatly increases the 
computation time even if sparse matrix operations are used. There
2.38 -
lias been a large amount of work done on the theory of the analysis 
of lumped element circuits but almost all of this work is not 
applicable for the analysis of an assembly of n-port networks.
The main advantage of using a lumped element analysis program for 
the analysis of microwave circuits is that the same program could 
be used for the analysis of all circuits from d.c. up to microwave 
frequencies.
id
The mixed matrix method of analysis is simple to organise 
and it will analyse the microwave circuit in the way it should 
be analysed, i.e. directly as an assembly of n-port networks. In 
this method one pair of variables is used for each junction 
connection in the circuit and thus a much smaller matrix will 
have to be set up. One problem is that it is necessary to provide 
for a number of different mixed matrix types for each n-port network. 
Provided all the microwave components can be broken down into a 
fairly small set of equivalent circuits then this should not be 
too much of a problem. In the text the mixed matrix for a transmission 
line was derived in a very general way, section 2.^.6, but it was 
later thought that it would be better to supply all the mixed 
matrix options for a transmission line to minimise the computation 
time, as included in Table 2.8.
One point to remember in microwave circuit analysis is that 
a large number of microwave components require a complex transformation 
to their equivalent circuit. Thus more time could be used in deriving 
these equivalent circuits than to analyse the resulting equivalent 
circuit. Even for the simple transmission lines in the example in 
Table 2.9 the time to set up the transmission line matrices about 
doubles the analysis time for problem 2 in Table 2.9.
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Thus the result is that the chain matrix method of analysis 
is best for the analysis of simple microwave circuits which consist 
mainly of simple cascades of 2-port networks whilst the mixed 
matrix analysis is best for the analysis of generalised microwave 
circuits considered as a general assembly of n-port networks.
id
Chain Matrix Analysis TIKE
cascade of n 2-port networks 4744*(n- 1 )
connection of branch arm 2511
connection of parallel path 11020
connection of loop path 4499
convert to S matrix 14297
chain matrix for transmission line 8058
Modal Analysis TIME
clear main Y matrix (nxn) 99 n
add single lumped component to Y matrix 924 
elimination of internal nodes 
convert to S matrix (2-port)
Mixed Matrix Analysis
clear main mixed matrix (nxn) 
add network mixed matrix (mxm) 
elimination of internal variables 
mixed matrix for transmission line 
convert to S matrix (2-port)
see Fig. 3,7. 3.8, 3.9 
14677
TIME
99 n 
229 m2
see Fig. 3.7, 3.8, 3.9 
9106 to 9575 
<14677
Table 2.8. - Summary of Computation Times for Methods of Analysis
Analysis Problem 1 (Fig. 2.4) Problem 2 (Fig. 2.2 
and Fig. 2.3 )n=10 n=20
Chain matrix 43 (57) 90 (104) 59(73)
Nodal 6 5 (80) 280(295) 377 (392)
Mixed matrix 65 (80) 280(295) 72 (87)
N.B. 1) All times are in ms.
2) Time given is for analysis only not including 
time to set up network matrices.
. 3) Time in brackets includes conversion to S matrix
Table 2.9. - Computation Times for Practical Problems for Analysis
Lon
$.4
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3.1. KXCiiAliG E OF VARIABLES
For some of tlie mixed matrices for networks using the mixed 
matrix analysis, section 2.^.3, it is often simpler to set up 
one type of mixed matrix only and to use an exchange of variables 
algorithm to obtain the required mixed matrix. If we consider the 
matrix equation
A b
t . (3-D
where A is a square matrix
y1t x^, b and c are column vectors
x2 ’ ^2 are 6Ca^ar quantities
then it may be necessary to exchange the variables x^ and y^ to
give
L J2j L
( A -b d" 1 C t )
-d- 1 cfc
b d 
- 1
-1
(3-2)
This is termed an exchange of variables and the methods to do this 
are described by Skwirzynski * .In equation (3*1) the variables 
to be exchanged were both at the bottom of the column vectors on 
both sides of this equation but in general the variables to be 
exchanged may be in any position in these column vectors provided 
they refer to the same junction. If it is necessary to exchange 
more than one variable then the variables should be exchanged one 
at a time,with the variable which would give the largest value 
of d being exchanged first to ensuring the greatest accuracy in 
the resulting equation.
The times for the exchange of a one pair of variables is 
given in the following table where n is the size of the matrix 
in equation (3*1 )«
n 1 2 3 h 5 6 7 8
TIME J*69 2037 **961 92*H 1W77 21869 30217 39921
3.2
3 .2 . SOLUTION OF A SET OF LIh'F.Ai; 1 jUATIOUS
3.2.1. Introduction
In circuit analysis it is often necessary to solve a set
of linear equation, e.g. sections 2.4.4 and 2.4.5, in the form
A y = E x ---------- ------------------ (3.3)
where A and B, in all the cases considered in this thesis, are 
both n x n  square complex number matrices
y and x are both column vectors of length n
If the matrix A is non-singular then the required solution will
be given by
y = A_1B x --------------------------- (3-4)
In this thesis the size of the matrices, n, is typically 2,3 or 4.
Due to the small size of these matrices and the fact that they
will almost always be full of non-zero elements there is no point
in using sparse matrix techniques but row interchanges will
still be necessary to ensure that an accurate result is obtained.
(3*2)The solution of 6ets of linear equations is well documented 
and the process consists of a forward elimination, normally using 
Guass elimination, followed by a back substitution.
3.2.2. Forward Elimination
For a forward elimination using Guass elimination the 
matrix equation (3.3) is multiplied by a series of pre-multiplying 
matrices to transform matrix A into an upper triangular matrix U 
in the form
U y = b ' ---------------------- --------(3.5)
The flow diagram for the forward elimination process is shown in 
Fig. 3.1. If we consider the process at the start of the k th 
step then equation (3*3) has already been transformed into the
Fig .3.1. - Flow Diagram for Forward Elimination
in the Solution of a Linear Set of Equations
form
rfrr = rows of A still to be processed 
The next step in the elimination process is to search down column 
k in the rows still to be processed for the largest element 
( tak-ng the modulus of the elements only ). Row k in both A and B 
is then swapped with this row so the row with the largest element 
is used as the next pivotal row to ensure the maximum accuracy^*^ 
in the results. In the case of complex number matrices it is 
best to look for the number with the largest modulus for the real 
or imaginary part of that number as it is a slow and long process 
to calculate the modulus of a complex number.
At this point the matrices in equation (3.3) would be in
the form s- I
c: <0 __
_1
B1
0 akk gt • y = b*
o o e B2— — L ^ J
If we pre-multiply both sides of this equation by
(3.6)
» 0 0  
0 1 0  
_ 0  - c a - J  * _
then the elements in A in column k below element k will become 
zero and
U e F B1
t
0 akk g • y = b
0 0 (D-ca'jjgS _(V cakk
x - - (3-7)
In the flow diagram, Fig. 3*1» the pivot is inverted and stored 
in a, v for its use during the bank substitution.
For the entire forward elimination process on equation
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(3.3)
a) essential operations without row exchanges
CALC 2  + (n- k)MULT . + ((n - k )2 + n ( n - k))(MULT . + SUB .A- ^V J J J j «•
= n INV . + ^n ( n- l)  j(5n+2) MULT ^ + (5n - 1) SUB.. J
b) additional operations for the row exchanges
>f(n - k + 1) (AMAX . + COMP ) + (1----- -^-- )EXROw"l
1 ^ 1 L 0 r n - k + 1  JCALC
= i n (n + 1) (AMAX . + COMP ) + (n- V* 4) EXROWT T* T= I 3j=1
3.2.J. Back Substitution
The result of the forward elimination process is equation 
(3*5) and it is necessary to carry out a back substitution on this 
equation to solve for the values of x. This is done by multiplying 
both sides of equation (3 «5) by a series of pre-multiplying matrices 
to form U in equation (3*5) into a unit matrix. The flow diagram 
for this process is shown in Fig. 3*2 and the process starts at 
the last row of U in equation (3*5) with k=n and works towards 
k=1 one row at a time. If we consider this process just before 
the operations on row k then equation (3*5) is in the form
(3.8)
u e 0 ” 1B1
0 *kk 0 • y = b*'
0 0 »
. B2 _
If we pre-multiply this equation by :■ 
ft 
0
" eakk °  
-1
>.k
then column k above element k will become zero in equation (3*5)
- J.6 -
cl
.on
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F ig .3.2.- Flow Diagram for Back Substitution
in the Solution of a Linear Set of Equations
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to give
u 0 0 (Bî"eakk bt'}
0 1 0 . y = -1. t'\ k b
0 0 B2— — L_ tL
At the end of the back substitution
it ti I
5 y = B x o r y = B  x where B
(3.9)
= A-1 B
1
The operations for the back substitution are
CALC = 2  •fnMULT + n (k - i) (MULT . + SUB .)]■ k=1L 0 0
The total tines for the forward and back substitution are given in 
Table 3.1.
Matrix
Size
n
Forward elimination Back
Substitution Totalessential
operations
row
exchanges
1 147 U69 445 10 6 1
2 596 3^ 17 3 136 7149
3 1244 12234 10 10 7 23585
4 2064 30310 23392 55766
5 3047 61035 45025 109 107
6 4l88 107799 77040 189027
7 5482 173992 121471 300945
8 6929 263004 180352 450285
9 8528 378225 2557 17 642470
10 10277 523045 349600 882922
Table 3.1. - Computation Times for Solution of
& Set of Linear Equations
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3.3• KLjn.iATIOl-! :?IAi'-hES IN A IALY3IS
3.3* 1 . Introduction
In circuit analysis it is necessary first to relate all 
the variables in the circuit, and then all the internal variables 
must be eliminated from this relationship to leave a relationship 
of the variables on the external ports or nodes of the circuit.
In a chain matrix analysis, section 2.2, these internal variables 
are eliminated as the analysis proceeds down a cascade of 2-port 
networks whilst in a nodal analysis, section 2.3 , or a mixed 
matrix analysis, section 2.4, a matrix equation is first set up 
to relate all the variables in the circuit in the form :-
H* 
f
_ ’a . . 11 A.le •
x . i --------------- (3.10)
ye A .Cl Aec Xe
where y and x are column vectors
A is a partitioned square matrix
i and e refer to the internal and external variables 
in the circuit respectively
For all the internal variables in the circuit the components of
y. are all zero and the relation between y and x is required, i 0 ©
This can be obtained from
- \ l * U  »1 . > * , .........
but this is not the most efficient way of deriving this relationship 
in terniB of 6peed and accuracy.
The problem considered in this section is thus the best 
method for the elimination of the internal variables in the 
circuit to give
1) A solution for cases where a solution is obtainable
2) A correct solution or a solution with the maximum 
accuracy
3) A solution with the least computation time remembering
- 3-8 -
3.3. Ki-.3:n.iATI0N Ov Ih'TSdNAL i/apiaules in analysis
3.3.1. Introduction
In circuit analysis it is necessary first to relate all 
the variables in the circuit,and then all the internal variables 
must be eliminated from this relationship to leave a relationship 
of the variables on the external ports or nodes of the circuit.
In a chain matrix analysis, section 2.2, these internal variables 
are eliminated as the analysis proceeds down a cascade of 2-port 
networks whilst in a nodal analysis, section 2.3 , or a mixed 
matrix analysis, section 2.4, a matrix equation is first set up 
to relate all the variables in the circuit in the form
[— “l [— —1
yi -
A. . 
11
A . le •
X . 1 --------------- (3.1 0)
y A . A XL ej Gl ecj e_
where y and x are :olunn vectors
A is a partitioned square matrix
i and e refer to the internal and external variables 
in the circuit respectively
for all the internal variables in the circuit the components of
y. are all zero and the relation between y and x is required.1 e e
This can be obtained from :-
ye = ( Aee " AeiAl i Aie > * e ........ (3*11)
but this is not the most efficient way of deriving this relationship
in terms of speed and accuracy.
on
.4
The problem considered in this section is thus the best 
method for the elimination of the internal variables in the
circuit to give
1) A solution for cases where a solution is obtainable
2) A correct solution or a solution with the maximum 
accuracy
3) A solution with the least computation time remembering
- 3-9 -
that the A matrix in equation (3.10) will be full of 
mainly zero elements, typically only 15 to of
the elements in A are non-zero.
3.3.2. rumination Procnr,.-;
After an investigation of the various methods of elimination
(3./+)available the method of Aitken was found to be the most
suitable. This method is basically the same as Gauss elimination 
for a set of linear equations, section 3.2.2, except that the 
triangularisation or forward elimination process is only carried 
out on the matrix A in equation (3*10) and the process is stopped 
half way when all the variables in x^ in equation (3*1 0) have been 
eliminated. After this process on equation (3*10) this equation 
is in the form
0 _ u
1 -
A.le«
y 0 AL ej ee_
1A _ ( A - Aee ee 0
x.
1
. - 1
(3.12)
The flow diagram for Aitkens elimination on equation (3*10), 
Fig. 3 .3 , is very similar to the flow diagram for a forward 
elimination on a set of linear equations, Fig. 3.1» except for 
the points described below. If we consider the elimination of 
the k th variable in x^ then just before the elimination of this
variable equation (3.“lOj^Ls^in the form :
U t *e
where -  rows which have already been eliminated
::':n = rows still to be processed in x^
rows for variables assigned as external variables/ / /  0
A
- 3.10 -
.
on
<A
Fig. 3.3.- Flow Diogram for Aitkens Elimination 
on a Sparse M atrix
i
- 3.12 -
1) The process is performed on the A matrix only
2) Row interchanges are only allowed in the rows still 
to be processed in x.
3) If there are no non-zero elements left in column k in A 
for the row's still to be processed in x then this 
could mean that the k th variable has already been 
eliminated. To check for this it is necessary to check 
the elements in column k for the rows assigned as 
external variables. Iff all these elements are also 
all zero then the k th variable has already been 
eliminated. Otherwise there is no solution available.
(N.B. a zero element could include an element approximately 
equal to zero to include rounding errors on previous 
operations in the elimination process. )
k ) Matrix A will be fairly sparsely filled and it will be 
necessary to use sparse matrix techniques as described 
in section 3 «3 *3 .
The number of operations to eliminate all the variables 
in xi from 1 to in equation (3.10) using Aitken elimination is
l) For the essential operations to form equation (3*12)
CALC = S]1 { 1NV . + (n - k) MULT . + (n - k)2(MULT . + SUB . )"V  ^ t 0 j  J  J  J  J
If n.=n then :-i
CALC = n INV. + ■} n (n2 - 1) MULT . + 4-n (n- 1)(2n - 1) SUB .J J b J on
In most cases, as n^iin , we can us«this as an approximation 
to the required number of operations.
2) For the row exchanges ( assuming a row exchange is 
always carried out)
CALC = T)1 -f(n.-k + 1)(AMAXJ + COMP ) + EXROW ]■ 
k= 1 L 1 i  r  J
= ni (n^ +1) (AMAXj + COMP^) + EXROW 
3»3«3. Elimination Process on a Sparse Matrix
- 3.11 -
The differences in the Aitken elimination arc :-
After the pivotal row has been selected in the elimination 
process on the k th row it is necessary to modify all the elements
- 3 . 1 2  -
on all the rows still to be processed and the rows assigned to the
external variables in e<jnat.ion (3. '0) so that
-1a . . = a . . - a ., a, , a, .10 ik kk ko
In the flow diagram in Fig. 3*3 each row (subscript i) is considered 
in turn and a multiple of the pivotal row (subscript k) is 
subtracted from this row to make a -0. During this process the1 K
following saving can be made if various elements are zero
1) Zero pivot - this was described in section 3.3*2-
2) Zero row multiplier (i.e. a =0)
extra CALC = ZERO.j
saved if a ., =0 ik CALC = MULT , + (n - k)(l!ULT . + SUB .)3 J O
3) Zero column multiplier (i.e. a. .=0) KJ
extra CALC = ZERO.3
saved if a, . = 0kj CALC = MULT . + SUB .3 3
4) Zero element (i.e. a..=0) * 0
extra CALC = ZERO j
saved if a. .= 0 13 CALC = SUBJIt was not considered that any advantage would bo gained in 
practice by checking for zero element ( i.e. a..=0 )
3 .3 .^ * Elimination of a Single Variable
To estimate the forward elimination time for practical 
matrices in circuit analysis it is simpler to consider the elimination 
of a given variable which is connected to nc other variables in 
the circuit. This is illustrated for the resistive network in Fig. 3 .^  
for which the non-zero elements in the pivotal row and column in 
the admittance matrix for the circuit are
1 “ — 1 — •
*10 ' yio ,10 y10, 15""  yl0,26 ‘y10,3T >
*
y15,10 V15
*26 y26,10
•
*31 y31,10 >
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S t a r De l ta
! -
Fig. '$ .h . - Star-Delta Transformation on Elimination of a Variable
The elimination of a variable from the circuit could be considered 
as a star-delta transformation, e.g. Fig. 3«^» where each internal 
variable is eliminated from the circuit in turn to leave a 
relationship between the external variables in the circuit.
From the flow diagram for the forward elimination, Fig. 3*3»
the number of operations for the elimination of a variable connected
to n other variables is :- c
1) For the row exchanges if necessary
CALC = (n - k + 1)(AMAX . + COMP ) + (1-1/n )EXROWj r c
where n = original size of matrix
k = variable row no. being eliminated
2) Checking for zero elements in a sparse matrix :-
CALC = (n - k)(1 + n )ZERO 0 J
3) Essential operations to eliminate variable :-
CALC = I N V . +  n MULT + n^(MULT + SUB .)
J °  J 0 J J
If we consider just the essential operations then typical times 
are given in the following table
3.14 -
nc 1 2 3 4 5 6 7
TIME 1592 4071 7906 13097 19644 27547 36806
Thus it is best to eliminate a variable with the least number 
of other variables connected to it first in the forward elimination.
Fig. 3 . 5 shows a typical interconnection of variables 
for which the best order of elimination of the internal variables 
would give an elimination time of 62303 whilst the worst order 
of elimination would give an elimination time of 182720, i.e. 
an increase in elimination time by about 3 times. Thus the best 
organisation of the elimination process would be to order the 
variables to be eliminated in the rows of the A matrix in equation 
(3 »10) in order of increasing number of other variable connected 
to them. Thus row interchanges would only be allowed on rows 
with the same number of elements on the row unless a non-zero 
element could not be found for the pivot. It is possible whilst 
the A matrix is being set up to define the order in which the 
variables should be eliminated to give the minimum computation time. 
Also a map could be made of the position of the non-zero elements 
during the elimination but it would be difficult to include 
row interchanges during the elimination process to ensure the 
maximum accuracy in the resulting reduced matrix.
I
iio- 3-o- 4.-O-
9 » connection between 
l1n2 2 variables n„ and n.
9-
f o ii-o
input output
Fig. 3.5« - Typical Interconnection of Variables in a Circuit
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3.3-5- r.e.-tu r‘oi",;ai~d Kli'-.in--.tion T iro  for a Spurse Matrix
To estimate the tine for a forv;ax*d elimination on a 
sparse matrix it is best to consider the mean number of operations 
on a matrix in which there is a defined probability of a non-zero 
element being present in an off diagonal position in the matrix 
whilst assuaing that all the diagonal elements are present.
Initially we can assume that there is a probability equal 
to p,j of an off diagonal element being present in the A matrix in 
equation (3.10). During the elimination of the k th variable, 
using aj^ as the pivot,before the elimination of this variable 
there will be a probability equal to p^ of a element being 
non-zero in an off diagonal position in the A matrix in a for
i> k, j> k and i^j. After the elimination of the k th variable
these elements,a..,become :■ A J
a. . := a, .10 aik akk akj
Thus the new value of p for these elements,a_,become3 :-
pk„  ■ 1 - <1 - p k>!' - p k> ...............» - 1»
Thus,given the initial value for p^ , all the values of pk for 
k = 1 to n, for n rows in the A matrix in equation (3-10) can 
be obtained. Alternatively :-
ck = <n-k)pk (3.1*0
where ck = the number of elements in off diagonal positions in 
row k in the upper triangular part of the A matrix 
for columns 1 to n after the elimination process on 
row k.
To obtain an estimate of the computation times for the 
forward elimination it is best to consider the elimination of 
all the variables in the A matrix in equation (3.10). This will 
only give a small error in the computation times and the resulting 
equations will be much easier to derive for the computation times
- 3.16 -
for a general case. Thus the operations ore as follows
1) Checking for zero row and cloumn multipliers
. + a (n - k)2ZKXO.?0 c jJ
2) For the essential operations for the elimination :-
CALC = Y 2  ilNV . + a, (n - k)MULT . + a, h, (n - k)2(KULT . + SUB .)T0 K o k k  0 jJ
where a) If sparseness is not taken into account
a =b =0 and a, =b, =1 r c k k
b) If a check for zero row multipliers is included
a =1 , b =0 , a. =p, and b, =1 r c k 1 k k
c) If a check for zero row and column multiplier is included
a =b =1 and a. =b, =p, r c k k k
A simple computer program was written to derive the 
values of the above probabilties and computation times and the 
results of this is the graphs shown in Fig. 3.6 to 3*9« The first 
graph, Fig. 3.6, is a plot of equation (3.1?) for various initial 
Values of p^. As one would expect the probability of an off 
diagonal element being present becomes greater as the elimination 
proceeds. Possibly towards the end of the elimination it may be 
better not to check for zero elements. Fig. 3*7 shows the computation 
time if a check for zero elements is not included. This computation 
time increases by the cube of the number of rows and columns in 
the matrix. This time, if there is only a mean of about 2 or 3 
variables connected to each variable in the circuit, is out of 
all proportion to the actual or minimum number of operations for 
the reduction, section 3*3«^. The main graphs of interest are 
Fig. 3*® and 3*9 giving the reduction in computation time for 
sparse matrix operations. From these it is obvious that it is 
an advantage to check for zero row and column multiplier for typical 
values of c of 2 to k.
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3.A. CONCLUSIONS
The purpose of this chapter was to describe the matrix 
methods used in circuit analysis for the methods of analysis 
described in chapter 2. The contents of this chapter is not new 
except for the comparison of computation times but there appears 
to be no document describing the operations for a sparse complex 
number matrix in a single document. Sections 3*1 and 3*2 are 
fairly obvious and no conclusions will be given for these.
The elimination of internal variables is a field in which 
it is easy to program incorrectly to produce inaccurate results 
and/or a very long computation time. The essential points which 
must be followed for circuit analysis on a complex matrix are
1) Set up a set of equations in matrix form describing the 
circuit as in equation (3«10) so y^ can be set to zero.
If the rows of y^ are organised so that the variables with 
the least number of other variables connected to them occur 
first then the computation time will be greatly reduced .
2) Perform row exchanges to ensure a solution can be obtained
if one is possible with the best accuracy. It is best to swap 
pointers to the rows and not the rows tnemselves. In Fortran 
the pointer* must be kept in a separate array whilst in
/ -z OS
Algol the codewords for the two rows should be s w a p p e d ' 1.
For a row exchange a search is made in the pivotal column 
for the row with the largest modulus of the real or imaginary 
part of the complex number in this element. Each one of 
these checks will take iV?*compared to 835<i»for the modulus 
of a complex number.
3) It is essential to check for zero row and column multipliers 
during the elimination process, see Fig. 3.9, to avoid 
numerous multiplications by zero for a sparse matrix.
3 .2 2  -
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Chapter 4
Path  Topo log ica l Analysis fo r  
Chain M atrix Analysis Program
- 4.1 -
4.1. INTRODUCTION
In all chain matrix analysis programs previously written, 
section 1.4, it has always been necessary to input the data in a 
very precise order to define the circuit topology. This type of 
data is not suitable for the more advanced, possibly interactive, 
use of the program. For this type of application it is necessary 
to be able to add or delete any part of the circuit from the 
circuit description during a computer run on the program.
The objective in the CHAIN1 program ( written by the 
author during the course of this thesis ) was to make it possible 
to describe the circuit topology in a simple way in the data so 
that it could later be modified by additions or deletions to any 
part of the data. In the CHAIN1 program the data consist of 
a list of 2-port networks, given in any order, with the junctions 
to which the networks arc connected. Two junctions are assigned, 
in the data, as the input and output ports of the circuit.
The CHAIN1 program will, just before an analysis, perform 
a topological analysis on this circuit description to form paths 
of 2-port networks in cascade in the circuit e.g.
Fig. 4.1. These paths will form the main link between the input 
and output ports of the circuit on top of which other paths may 
be built to any level. This is necessary so that the chain matrix 
method of analysis, section 2.2, can be used for the analysis of 
the circuit. The possible path types are as follows :-
1) main link path between input and output ports of 
the circuit, Fig. 2.4, which must always be present.
2) branch arms, Table 2.2.
3) parallel paths, Table 2.3, considered in pairs.
4) loop paths, Table 2.5«
- 4.2 -
In some cases it may not be possible to break up the entire 
circuit into paths of these types in which case the circuit- 
can not be analysed entirely using chain matrix analysis as 
described in section 2.2.
In this chapter the method of storage of the path topology, 
after the topological analysis,is described in section 4.2 whilst 
the formation of the path topology from the initial data is 
described in section 4.3. The specific application of the path 
topological analysis in this chapter is for the analysis of microwave 
circuits but the same analysis could be used in other fields, 
e.g. the analysis of water flow in a complex network of pipes, etc..
N.D. o = junction connection
q ff = 2-port network connecting 2 junctions 
_  _ 0 = connection of a sub-path to its path of origin
numbers on networks = path levels ( section 4.2.4 )
Fig. 4.1. - Typical Path Topology
4.2. p a t;; topology r.T.aiCTi;-;":
4.2.1. Single Path
In the CHAIN1 program the path topology is stored entirely 
in 2 integer arrays A and B (n.b. these arrays as a pair may be 
refercd to as the STOHE arrays in parts of this chapter). These 
arrays are considered in parallel, Fig. 4.2, as we are interested 
in pairs of elements in the two arrays with the same subscript 
address. A number of consecutive pairs of locations in these arrays, 
termed a bead, may form a path description. The body of this path 
description contains a list of the 2-port networks in order as
they occur in this path. In between networks in this list other 
paths may radiate out from this path and to accommodate these a 
pointer may be inserted in the path description to point to the 
description of this path in the path topology. In the path bead the 
first and last pair of locations contain information about the path ic
and pointers connecting paths together in the circuit topology.
Path Type 
No. Path Type Fig. Junction Connections
1 main link *.3 input to output ports
2 branch arm 4.4 series
3 branch arm 4.4 parallel
4 loop path 4.5 series
5 loop path 4.5 parallel
6 parallel path 4.6 series to series
7 parallel path 4.6 series to parallel
8 parallel path 4.6 parallel to series
9 parallel path 4.6 parallel to parallel
Table 4.1. - Path Types
- Jt.it -
additional location
ysis
■ array element A( ) 
= array element B( )}pair of locations in A and B with the same subscipt
a data space in the arrays
= data space used as pointer containing 
a subscript address in the arrays »1 .
Fig. 4.2. - Single Path Bead for a Path in the
Data Structure in the Path Topology 
of a Circuit
-  4.5  -
4.2.2. Path Tynoa
All the possible path types are given in Table 4.1 with 
diagrams of the bead structure for these paths given in Fig. 4.3 
to 4.6. In the use of the path topology, either during its formation 
or during the circuit analysis, it is necessary to know to what the 
contents of each pair of locations in the STORE arrays refer, 
e.g. pointer, network, start of path description etc.. To aid 
this interpretation some of the contents of the STORE arrays 
have been negated as shown in Table b .2  from which the meaning 
of all the contents in the STORE arrays can be decided except 
the additional location on the end of a path description.
A(i) < 0 A(i)=0 A(i)> 0
B(i) < 0 First Location 
. of path
Network
Number
Last Location 
of pathB(i)=0 empty empty
B(i)> 0 Pointer to 
Junction Number
Network
Number
(reverse
connection)
Pointer to 
Path on Top 
of this path
Table b .2 . - Contents of STORE arrays
4.2.3. Use of Path Topology During Analysis
In section 2.2 the equations for the chain matrix analysis 
of a cascade of 2-port networks including branch arms, loops and • 
parallel paths were given . This section contains a short 
description of how the results of the topological analysis can 
be used to assist in the organisation of the chain matrix analysis. 
The path levelB, e.g. Fig. 4.1, are concerned with the analysis 
part of the program and indicate at any one time during the analysis
ysis
-  k .6
rx1
main link path
load no. on 
input port
y
\ load no. on 
— j output port
Fig. b.J>. - Main Link Path Bead Structure
t i l l
—
main path
'D of origin
branch arm path
- Xload no. 
on end 
of branch 
arm
Fig. if .if. - Branch Arm Path Bead Structure
□ r loop path
-5*-_dL 1• 1\------ >------------- >---------- S
s main path or path of origin of loop path
f r e t» e urn for loop path set to empty 
Fig. if.5. - Loop Path Bead Structure
'ork
Fig. if.6. - Parallel Path Bead Structure
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the number of matrices held in a stack as intermediate results.
If we consider first the chain matrix analysis of the main 
link path then this can be analysed as a simple cascade of 2-port 
networks with path level of 1 , i.e. only one chain matrix is
is
required for the storage of the intermediate results. The 
chain matrix analysis will proceeed down the main link from the 
input t«-' the output port of the circuit. If a branch arm or loop 
path is detected on this main link path, or on any other path, 
then the chain matrix for this path must be stored in a stack.
Then the chain matrix for the branch arm or loop is formed in 
the same way as for the main link path. When the chain matrix for 
the branch arm or loop has been formed its equivalent circuit
can be included in the main path as a simple 2-port network.
During this process on the branch arm or loop path it is necessary 
to increase the path level by 1 on this path for the chain matrix 
which has to be temporarily stored in the matrix stack. If a 
parallel path is detected on the main link, or on any other path, 
then the chain matrix for the main path must again be stored in 
the matrix stack so that the analysis can proceed down the parallel 
path, i.e. the path level is increased by 1 for this path. When 
the end of this parallel path is found then the parallel path 
chain matrix must be stored in the matrix stack whilst the 
chain matrix analysis proceeds along the other side of the parallel 
path in the main path, i.e. the path level is again increased by 1 .
V/hen the end of the parallel path in the main path is found then 
it is necessary to convert this and the last chain matrix in the 
matrix stack stored to Z, H, G or I parameters and to add the two 
resulting matrices together, i.e. path level is decreased by 1 .
The resulting matrix is then converted back to a chain matrix
- 4.7 -
- 4. in
for inclusion in the main path ns a 2-port network, i.c. the path 
level again decreased by 1. Thus the analysis of the circuit will 
proceed storing intermediate matrices in a stack as required to 
finally give a single chain matrix describing the performance of 
the circuit betv/een the input and output ports of the circuit.
During the path topological analysis the maximum path level 
found is recorded and this is used to set up the size of the 
stack to hold the chain matrices during the circuit analysis.
4.2.4. Path Hosting
In the original data for the circuit any number of networks 
or ports could be connected to any junction in the circuit. Thus, 
for the analysis, it is necessary to nest, in the path topology, the 
paths radiating out from a junction correctly. This problem makes 
the path topological analysis more complex than would be expected 
in practice but it is necessary for a very general application 
of the topological analysis.
The paths radiating out from.the main path on a junction 
are nested, Fig. 4.7, so that the pointers on each junction in the 
path topology will occur in the following order
1) Return pointers from parallel paths
2) Pointers to the start of parallel paths
3) Pointers to branch arms and loop paths
In both 1) and 2) the paths must be nested correctly for the circuit 
analysis. In the case of the return pointers from parallel paths 
a parallel path with a high origin address in the main path 
must occur first. In the case of the pointers to the start of 
parallel paths a path with a high return address in the main path 
must occur first. It is possible that a parallel path may not start 
and finish on the same main path. In this case the pointer to this
- 4.8 -
^sis
- it.9 -
pai^llel path is placed just before the pointer to the path on 
whir.,) this path returns. If more than one parallel path ends on the 
sane path from this junction, even though it may not be the path of 
origin of these parallel paths, they must still be nested correctly. 
In theory these parallel paths should start and finish on the sanie 
path but this is far more difficult to organise in the path 
topological analysis.
Fig. - Complex Path Nesting Problem
- 4.10 -
¿t.3. PATH TOPOI.OQIC AL ANALYSIS 
4.3.1. Ob joctlve
The objective of the path topological analysis is to 
break a circuit consisting of an assembly of 2-port networks into 
a number of paths as defined in section 4.2 so a chain matrix analysis 
can be used to analyse the circuit. The topological analysis 
uses a trial and error search procedure first to find the main 
link path in the circuit between the input and output ports.
Then, on top of this path, parallel paths, branch arms and loop 
paths are searched for by a similar process.
The data from which the path search must form the path 
topology is as follows
1) A list of the 2-port networks in the circuit
2) The two junction connections on each end of each network
3) The junctions assigned as the input and output ports 
of the circuit
4) A list of loads connected to some of the junctions in 
the circuit for their use as characteristic impedances 
for the input and output ports or as loads terminating 
branch arms
5) A list of all the junction types i.e. scries or parallel. 
From this data it is very easy to find the junction number on the 
ends of a given network but during the topological analysis it is 
also necessary to find the networks connected to a given junction.
(4.1)To do this an open hash table * was set up and all the port 
and network junction connections entered in this table so that 
the networks and ports connected to any junction could be found 
quickly and simply. During a trial and error search for paths in 
the circuit it is necessary to keep a record of the paths which 
have already been tried or stored as a path. To do this two lists 
were cot up: one for all the Junctions in the circuit and one
- 4.11
for all the networks in the circuit. In these two lists the following 
values v/ere used
1) +ve = junction/netvork has been tried in a path
2) -ve = junction/networks has been stored as part of
a path
3) zero = junction/network is free to be tried in a path 
4.3.2. Path Search Organisation
The organisation of the 'path search* procedure is shown 
in Fig. 4.8. First the data structure is initialised and the 
junction assigned as the input port is taken as the first junction 
on the start of the main link path in the circuit. The procedure 
then enters the 'find path' block with the objective of finding a 
main link path between the input and output ports of the circuit.
If there is a main link in the circuit somewhere then the find 
path will always find it and at the same time store the sequence of 
networks and pointers to other paths in the STORE arrays as 
described in section 4.2.1. If there is no main link present 
then the 'find path' block will detect a branch arm instead but
f •this will be rejected as an error in the complete path block.
After the main path has been found and formed in the STORE arrays 
then the 'complete path* block will set the contents of the first 
and last pair of locations in the path description in the STORE 
arrays. Then the data structure is reset so that further paths 
can be searched for in the circuit and the maximum path level 
adjusted for this new path.
The path building process continues by selecting the first 
location in the main link path description in the STORE arrays or, 
later, the next path description in the STORE arrays. Then the 
current path level is set to the path level for this path and a 
step is made down each location in the description of this path
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in the STORE arrays. If a pointer for the return of a parallel 
path is found then the current path level is decreased by 2 
whilst if a blank pointer for the start of a path radiating out 
from this path is found then a search will be made for this path 
in the circuit. The search for ouch a path consists of using the 
junction connection in this blank pointer as the first junction 
on this new path. The'find path'block is then used to find this 
path and this block will also store the description of this path 
in the STORE arrays as it is formed and complete it in the 
'complete path' block and reset the data structure for 
the next path.
There are some problems with path nesting and checking 
and the blocks'for this work are included in Rig. ^.8. These will 
be described in detail in sections A-.3.5« and ^.3 .6.
if.3.3. Find Path Block
The’find path'block, Fig. if.9« was used in the path search 
procedure to search for any path, i.e. main link, parallel path, 
branch arm or loop path, in the circuit. The method used was to 
start at the first junction on the path and search by trial and 
error for a path in the circuit consisting of a cascade of 2-port 
networks. The search process starts at the first junction on the 
path and tries to find a network connected to it which is free to 
be tried in a path. Then the process will advance onto the other 
end of this network and search for another network on this new 
junction which is free to be tried in a path and so on. It is 
possible that the search process could get stuck at a junction 
with no free networks connected to it or a junction that has 
already been tried in a path. In this case the process reverses 
back down the path it has just formed looking for a junction which 
still has a free network leading out of it. If one is found then
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the top part of the path above this junction is deleted and a new 
path is formed using this new free network. This search process 
terminates when a suitable path has been found as follows
1) main link - when the path reaches the junction
assigned as the output port (n.b. on 
the search for the main link only).
2) parallel path - when the search reaches a junction
which has previously been stored as 
part of a path.
3) loop path - same as a parallel path except that the
path returns to the same junction number 
as the origin point of the path.
*0 branch arm - when the process has tried all paths
but has not been able to form any of them 
into a parallel path or loop path.
During the search process it is necessary to record the list of 
networks found in the path description in the STORE arrays, 
as in section 4.2.1, with blank spaces containing the current 
junction number for each uncompleted path radiating out from this 
new path to be completed later.
4.3.4. Path Completion Block
The flow diagram for the’path completion'block for the 
various types of paths is shown in Fig. 4.10. This flow diagram 
follows directly onto the end of the find path flow diagram in 
Fig. 4.9. The objective of this block is to set the contents 
of the first and last pair of locations in the path description 
and also the origin location of the path if applicable. Most of 
the settings of these locations is obvious from the path structure 
in section 4.2.2. but the main points to note are s-
1) main link - A search is made for tho loads connected
to the junctions assigned as the input and output 
ports of the circuit so they can be used as the 
characteristic impedances for these ports in the
« 4.16 -
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circuit analysis. If either of these loads is 
missing then an error is printed out.
2) branch arm - If the search was for the main link
then an error is printed out. Otherwise it is 
possible that the path is not a true branch arm 
but a branch arm with a loop on its end. To check 
for this a search is made to see if the end junction 
on this path is the same junction as any other 
junction in the description of this path. If it 
is then there is a loop on the end of this path 
and the loop is deleted from the end of this path 
adding an additional blank pointer to the end of 
this path for this loop path. Finally a search is 
made to see if there is a load connected onto the 
end of this branch arm.
3) loop path - The location in the STORE arrays on the
end of the block of blank pointers on the origin of 
this path is cleared to delete the blank pointer 
for the return of this loop path.
if) parallel path - For this type of path it is also 
necessary to know the return address for the 
parallel path in the path topology. During the 
search process for previous paths a list of the 
highest address in the path description for each 
junction as a blank pointer to a path is recorded.
This is used to give the return address of a 
possible parallel path detected later.
if.J.5. Path Nesting
In section if.2.if. the problems of path nesting were 
introduced and in this section methods used to ensure ¿hat the 
paths are nested correctly are described.
During the path nesting process it is necessary to swap 
the pointers to various path descriptions to nest then correctly.
To do this the following procedure was used
procedure SWAP(e,f); value etf; integer e,fj
I- 17 -
circuit analysis. If either of these loads is 
missing then an error is printed out.
2) branch arm - If the search was for the main link
then an error is printed out. Otherwise it is 
possible that the path is not a true branch arm 
but a branch arm with a loop on its end. To check 
for this a search is made to see if the end junction 
on this path is the same junction as any other 
junction in the description of this path. If it 
is then there is a loop on the end of this path 
and the loop is deleted from the end of this path 
adding an additional blank pointer to the end of 
this path for this loop path. Finally a search is 
made to see if there is a load connected onto the 
end of this branch arm.
3) loop path - The location in the STORE arrays on the
end of the block of blank pointers on the origin of 
this path is cleared to delete the blank pointer 
for the return of this loop path.
<0 parallel path - For this type of path it is also 
necessary to know the return address for the 
parallel path in the path topology. During the 
search process for previous paths a list of the 
highest address in the path description for each 
junction as a blank pointer to a path is recorded.
This is used to give the return address of a 
possible parallel path detected later.
*t.3.5. Path Nesting
In section ^.2.^. the problems of path nesting were 
introduced and in this section methods used to ensure ¿hat the 
paths are nested correctly are described.
During the path nesting process it is necessary to swap 
the pointers to various path descriptions to nest them correctly.
To do this the following procedure was used s-
procedure SWAP(e,f); value e,f; integer e,f;
where o and f are the addresscss of the pointera to the two paths 
to be swapped. These may be pointers to the start of a path 
description, return pointers for a parallel path or blank pointers.
In all cases the pointers will be swapped and any other pointers 
associated with them reset for the new position of these pointers.
If there are a number of blank pointers in a path description 
then the return pointers for previous parallel paths will be set 
to the top end of this block. In this way the parallel paths 
starting at the lowest addressess will be formed first and thus 
the parallel path return pointers will be nested correctly, e.g.
Fig. 11. Then on entering this block in the path building process 
all the parallel path return pointers will be first shifted down 
to the bottom of this block of pointers decreasing the path 
level by 2 for each parallel path return pointer.
path 2
Fig. *f.11. - Nesting of Parallel Path Return Pointers
The path building process continues by jumping onto the 
new position of the first blank pointer to a junction in the
t •path description and the find path block is used, us before to 
search for a path radiating out from this point. Once a path has been 
found then it is necessary to nest it correctly for the path 
structure described in section 4.2.4. The pointer structure for 
a possible example on a junction is shown in Fig. 4.12 half way 
through the path building process on this junction. In this 
pointer block the pointers are in the order
1) Return pointers from previous parallel paths 
nested correctly.
2) Pointers to the start of parallel paths nested 
correctly.
3) Pointers to branch arms and loop paths in the order 
in which they were found.
4) Blank pointers not yet formed into pointer to paths.
5) Empty pointers for loop path returns no longer required.
Initially a new pointer to a path is added to the first 
blank pointer in this block. Then it is nested correctly by 
shifting it down this block of pointers using the SWAP procedure 
until it is nested correctly. To do this it is necessary first 
to determine the return address of this path. For a parallel path 
this is the return address of the other end of the path whilst for 
a loop or branch arm this would be the same address as the origin 
of the path. Initially the path of origin of the new path is 
selected and then a check is made to see if the return address of 
the new path is within this path description. If it is then the
p -jSH 1program will look at the previous location in the path of origin.
If this is also a pointer to a path then a check is made to see if 
this path returns onto the same path as the new path. If it does 
then the process will compare the return addressess for these two
paths and if the return address for this path is lower than the 
return address for the new path then the pointers to these two 
paths are svapped. This process is continued until the path ha3 
been nested correctly. So far it has been assumed that the return 
address for the new path is on the path of origin of this path. If 
it is not then the process will look at the previous location in 
the path of origin of this new path. If this is a pointer to a 
path then the bounds of this path are recorded and the new path 
swapped with this path. A comparison is made to see if the new path 
returns within the bounds of this path. If it does then the process 
will proceed to nest the new path correctly with all the other 
paths with return addressess within the bounds of this path as 
above. If it does not return within the bounds of this path then 
the same process will be carried out on the next path back in the 
path of origin of this path and so on. If the last path radiating 
out from this junction has been tried then an error is printed as 
the topological analysis can not handle this type of circuit.
k.3.6. Check for Parallel Paths Crossing
Once all the paths radiating out from a junction have been 
completed it is necessary to check all the paths returning to 
higher addressees in the main path to see if any of these paths 
cross each other indicating that a chain matrix analysis can not 
be used for the analysis. An example of this is shown in Fig. ^.13 
in which path 1 is the main path. In the path search on junction 
A two parallel paths no. 2 and 3 will be found and a path search 
on Junction B will give two parallel paths no. k and 5 but path 
3 crosses path 4. The check for parallel paths crossing is carried 
out after all the paths leading out of a junction have been completed 
by stepping one position at a time from the current to the last
- *f. 2 1 -
address In the main path. Initially a marker is set at the current 
address in the main path . If a return pointer for a parallel 
path is found during this process then this marker is 
compared to the origin address of this parallel path. If it is less 
than this origin address then this marker is set to this origin 
address otherwise a crossing parallel path has been detected in 
the circuit and an error is printed out.
pointer block to paths 
on a single junction
pointer to
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Fig. 4.13. - Crossing Parallel Paths in a Circuit
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The path topological analysis described in this chapter 
is quite definitely new work. The result of this work is that it 
is possible to greatly extend the application of chain matrix 
analysis for the analysis of circuits consisting of an assembly 
of cascades of ¿-port networks. Thus a computer program can be 
written using chain matrix analysis, see chapter 5, which is very 
versatile, i.e. the program will be easier to use for design work 
possibly in an interactive mode on the computer.
In the original work on the path topology described no 
account was taken of che problem of path nesting and the path 
topological analysis was found to be fairly easy to organise.
Later it was realised that some path structures would not be 
handled correctly. Thus the problems of path nesting were considered 
and the topological analysis redesigned to take this into account.
It was found that it became more and more difficult to include 
all the possible path structures in the program. The present 
topological analysis will handle virtually all practical path 
structures which could be analysed by the chain matrix analysis 
described in section 2.2. In the topological analysis it has 
been assumed that any number of networks could be connected to 
any junction. If this number were restricted to 5 then no path 
nesting problems would have arisen and the path topological 
analysis would have been much simpler to organise.
References
i».1 ) F.R.A. Hopgood, 'Compiling Techniques', MacDonald, 1969
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k.b. CONCLUSIONS
The path topological analysis described in this chapter 
is quite definitely new work. The result of this work is that it 
is possible to greatly extend the application of chain matrix 
analysis for the analysis of circuits consisting of an assembly 
of cascades of 2-port networks. Thus a computer program can be 
written using chain matrix analysis, see chapter 5* which .is very 
versatile, i.e. the program will be easier to use for design work 
possibly in an interactive mode on the computer.
In the original work on the path topology described no 
account was taken of the problem of path nesting and the path 
topological analysis was found to be fairly easy to organise.
Later it was realised that some path structures would not be 
handled correctly. Thus the problems of path nesting were considered 
and the topological analysis redesigned to take this into account.
It was found that it became more and more difficult to include 
all the possible path structures in the program. The present 
topological analysis will handle virtually all practical path 
structures which could be analysed by the chain matrix analysis 
described in section 2.2. In the topological analysis it has 
been assumed that any number of networks could be connected to 
any junction. If this number were restricted to 3 then no path 
nesting problems would have arisen and the path topological 
analysis would have been much simpler to organise.
References
h.1 ) F.R.A. Hopgood, 'Compiling Techniques', MacDonald, 1969
Chain M atrix  A n a lys is
CHAINI Program
5.1. j ;tì!o :»u ct:i:o;ì
This chapter describes the computer program, CHAIN1, written 
for the analysis of microwave circuits using chain matrix analysis 
as described in section 2.2. The objective of this program was to 
make the application of the chain matrix analysis more versatile.
In previous programs using chain matrix analysis the path structure 
of the circuit, in terms of cascades of 2-port networks, always 
had to be defined in a very precise way in the data. In the CHAIN1 
program each 2-port network in the circuit is connected between 
two junctions and the networks can be included in the data at 
any point and in any order. Two junctions must be assigned,
in the data, as the input and output ports of the circuit.
Loads could be attached to any junction in the circuit but these 
loads are only included in the analysis if they terminate a 
branch arm or are connected to the input or output ports of the 
circuit.
The main flow diagram for the CHAIN1 program is shown in 
Fig. 5*1. In this flow diagram the data is read in until an 
analysis statement is read in the data. Then the circuit is first 
processed by the path topological analysis to break the circuit 
up into a path structure as described in chapter k. Then the circuit 
analysis, using chain matrix analysis, is used to analyse the circuit 
to produce a table of results of the circuit performance over a 
frequency range defined in the data.
Only the organisation of the CHAIN1 program is described 
in this chapter. A report on the use and preparation of the data 
for this program is given in Appendix A.^ and the reader may prefer 
to read this first to understand the facilities offered by the
program
- 5.2 -
Fig .5.1.- Flow Diagram for CHAIN I Program
An example of the input data for this program with the 
results obtained are given at the end of Appendix A.^. In this 
section the syntactical definition of the input data is given 
in section 5.2.2 and some of the basic procedures used are given 
in section 5.2.3.
5.2. DATA FORMAT
5.2.1. Introduction
In the first program written for the chain matrix analysis
(5 1 )of microwave circuits, program BGMA , the data just consisted
of a list of real and integer numbers. In the use of this
type of data format it was very easy to make errors in the data 
and in most cases the computer run would be terminated with 
messages such as SUBOFLO, BOUNDERR or READERR • It usually took 
several hours to find the errors in the data particularly for an 
inexperienced user of the program.
In the CHAIN1 program an improvement to the data format 
was made by designing the program so that the data consisted of 
a list of statements each of which started with a word on a new 
line. Also words were used instead of key numbers to indicate 
types of actions to be taken by the program in various parts of 
the data. The result was that the data was far easier to prepare 
and check for errors and some errors could be detected by the 
program and details of the errors printed out. Some errors in the 
data were still difficult to detect and could still terminate the 
computer run with messages such as SUBOFLO etc..
- 5-^ -
5.2.2. Syntactical Definition of Data for CiiAINI
«entire input data» ::= «job title string» ;
«maximum size of circuit>
< input data>
«maximum size of circuit> ::= «maximum no. of junctions»
«maximum no. of networks»
«maximum no. of loads»
«maximum no. of variables»
«input data» ::=< statement list»
«statement list» ::=« statement» j < statement list > «statement»
«statement» ::=< network statement > | < junction statement >/
«load statement» | «ports statement»|
«output options statement» | « frequency statement» | 
«variable statement> J« circuit statement>|
«title statement» { «analysis statement>| 
«termination statement»
N.B. 1) Each statement start* on a new line.
2) All spaces and line feeds are ignored except 
to serve as separators.
•ne ue »
Network Statement
< network statement» ::= NETWORK «network no.» «junction connection list»
«network type no.» «network parameter list>| 
NETWORK «network no.» «empty connection list»
< network no.» ::= <integer »0 and «maximum no. of networks»
< junction connection list» ::= «junction no.» «junction no.»
«junction no.» ::= «integer >0 and «maximum no. of junctions»
«network type no.» s:= «see Table A.k.1 »
«network parameter list» ::= «see Table A.4.1»
< empty connection list» ::= «junction no.» 0 | 0 «junction no.»| 0 0
Junction Statement
«Junction statement» JUNCTION «junction type» «junction list» 0 
«junction type» s: = SERIES | PARALLEL
«junction list» «junction no.» | «junction list» «junction no.»
■ ■« ' 0 . 9
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Load Statement
<load statement> ::= LOAD <load no.> «junction no.» «load type no.>
«load parameter list>
«load no.> = «integer >0 and •¿maximum no. of loads >
«load type no.> : := «see section >
«load parameter list> ::= «see section A.^.3»** »
Port statement
«port statement» ::= PORT «port no.» «junction no.>
«port no.> ::= 1 | 2 
Output Options Statement
«output options statement» ::= OPTION «options list» 0 
«options list» ::= «option no.» j< option list» «option no.»
«option no.» ::= «see Table A.k.2 and A.^.3 >
Frequency Statement
«frequency statement» ::= FREQUENCY «lower frequency value >
«step frequency valueXupper frequency value»
Variable Statement
«variable statement» ::= VARIABLE «variable no.» «variable data»
«variable no.» ::= «integer >0 and ¿maximum no. of variables »
«variable data»::= «variable type» «variable range> J
NETWORK 0 | LOAD 0
«variable type» ::= NETWORK «network no.» «network parameter no.»j
LOAD «load no.» «load parameter no.»
«network parameter no.» ::=«see Table A.^.1 >
«load parameter no.» ::= «see section A.^.3 .4»
« variable range» ::= «lower value» «step value» «upper value»
Circuit Statement 
«circuit statement» CIRCUIT 
Title Statement
«title statement» :: = TITLE «character string not including a 5» j 
Termination Statement
«termination statement» ::= END
- 5.5 -
Load Statement
«load statement> ::= LOAD <load no.> «junction no.> «load type no.>
«lead parameter list>
«load no.> «integer >0 and ¿maximum no. of loads >
«load type no.> ::=«see section A.^t.J.^ >
«load parameter list> ::= «see section A.^.3»^ >
Port .statement
«port statement > ::= PORT «port no.» «junction no.>
«port no.> ::= 1 | 2 
Output Options Statement
«output options statement> ::= OPTION «options list> 0
«options list» = «option no.>|< option list> «option no.>
«option no.> ::= «see Table A.^.2 and A.^.3 >
Frequency Statement
«frequency statement> ::= FREQUENCY «lower frequency value >
«step frequency valuexupper frequency value »
Variable Statement
«variable statement» :s= VARIABLE «variable no.» «variable data»
«variable no.» ::= «integer >0 and ¿maximum no. of variables >
«variable data»::= «variable type» «variable range» |
NETWORK 0 J LOAD 0
«variable type» ::= NETWORK «network no.» «network parameter no.»[
LOAD «load no.» «load parameter no.»
«network parameter no.» ::=«see Table A.4.1 »
«load parameter no.» «see section A.k.$.k>
« variable range» ::= «lower value» «step value» «upper value» 
Circuit Statement 
«circuit statement» ::= CIRCUIT 
Title Statement
«title statement» s: = TITLE «character string not including a j> i 
Termination Statement
«termination statement» ss= END
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5.2.J. Syntax Analysis Procedures for CHAIM 1
The procedures used in the CHAIN1 program for the processing 
of the basic input data used the following procedures
1) procedure ERROR(n); value n; integer n;
This procedure will print the message CHAIIJ1 ERROR followed 
by the value of n, i.e. the number of the error detected, and the 
fault indicator will be set. This procedure was used for syntax 
and other errors in the data and the user is usually supplied 
with a list of the data errors for each error number.
2) procedure TITLE;
This procedure was used to read in a character string 
in the data. The string is read in one character at a time with 
the advantage that SUBOFLO can be trapped if the string is too 
long or contains some illegal characters.
3) procedure WORD;
This procedure will read in the data until a character 
which is not a line feed or space is found. Then the characters 
in the data will be read in until a space or line feed is found.
The first k of these characters are packed into a single 
location in the computer store. This set of k characters in this 
word in the data is compared to the list of acceptable first ^ 
characters for all the words in the data packed into single 
locations in the computer store. If a match for this character 
string is found in this list then the procedure returns 'p' as the 
position of the match in this list otherwise an error message is 
printed out followed by the first k characters of the word read.
k) Real and integer numbers in the data
All the integer and real numbers in the data were read in 
using Algol read statements in the program.
5.3. CHAIM MATRIX ANALYSIS PROCEDURE
5.3.1. Introduction
The objective of the chain matrix analysis procedure,
Fie. 5.2, is to form the chain matrix of the entire circuit between 
its input and output ports using the method of analysis described 
in section 2.2 and the result of the path topological analysis 
described in chapter 4.
In the analysis the chain matrix for each 2-port 
network is first formed in KATRIX(O) using the procedure AANET, 
section 5.3.7. and the chain matrix for each path as it is formed 
is stored in MATRIX(1). During the analysis it may be necessary 
to store the chain matrix in MATRIX(l) for a given path whilst 
the analysis proceeds up another path^ then this chain matrix is 
stored on the top of the stack in MATRIX(2), HATRIX(3) etc..
5.3.2. Main Link Path (refer to Fig. also)
The analysis of the main link path consists of forming the 
chain matrix for each 2-port network in the path in turn in MATRIX(O) 
and forming the chain matrix for the path so far processed in 
KATRXXO). Thus each 2-port network chain matrix is added to the 
chain matrix for the path in MATRIXO) by the multiplication 
MATR1X(1):»MATRIX(1)*MATRIX(0) or KATRIX(1):=MATRIX(0) if MATRIX(1) 
is empty as described in section 2.2.2.
The above process terminates when the end of the path 
description of the main link in the STORE arrays is reached. Then 
the chain matrix of the entire circuit between its input and output 
ports has been formed in MATRIXd). The results of the analysis are 
then calculated and stored in the MATRIX stack, Table 5*1« as
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follows
1) Calculate the characteristic impedances for the 
input and output ports of the circuit.
2) Calculate the numerator and demoninator parts of the 
input and output impedances/admittances of the circuit.
3) Calculate the scattering matrix for the circuit 
between its input and output ports as described in 
section 2.2.7.
MATRIX( ) Use
Equivalent 
subscript in 
real array AA
Meaning( see 
section 2.2.7)
0 characteristic
impedances
8, 9 
10,11 
1 2 , 1 3  
1 ^ , 1 5
Zo1
ZC1 . 
Zo2
1 chain matrix ■ 1 6 , 1 7 A
for circuit 1 8 , 1 9 B
20,21 C
22,23 D
2 input and output 2*t,25 A1
impedances and 26,27 C1
admittances 28,29 B1
30,31 D1
3 scattering 32,33 sli .
matrix 3^ «35
36,37
38,39 S22
Table 5.1. - Results from CHAIN1 program
5.3 .3 . Sub-paths ( ref. to Fig. ^.2 also )
In the main link path, or in any other path, there may 
be pointers to other paths. If a pointer to the start of a path 
is found during the analysis of this main path it is necessary to 
store the chain matrix for-the main path so far formed on the top
- 5.10 -
of a matrix stack. Then a jump is made to the start of the path 
pointed to in the path topology and the chain matrix for this 
path can be formed in the same way as for the main path. When the 
end of this path is found then it is necessary to process this 
path as described in the following sections for the appropriate 
path type. A pointer in the last location of this path, Fig. 4.2, 
may be used at the appropriate time to jump back to the origin 
of this path in the main path.
5.3.^. Branch Arm ( refer also to Fig. 4.4 )
For the case of a branch arm the value of the load 
impedance or admittance terminating the branch arm, if one is 
present, is calculated. Then the input impedance or admittance 
of the branch arm is calculated, as described in section 2.2.4, 
and inserted in a 2-port network chain matrix in MATRIX(O). The 
chain matrix for the path of origin is returned from the matrix 
stack. Then a jump is made back into the main path at the point of 
origin of this branch arm and the chain matrix in KATRIX(O) 
is used for the next network in this main path.
5 .3 .5. Loop Path ( refer also to Fig. 4.5 )
The processing for a loop path is the 6ame as for a 
branch arm except that the input impedance or admittance for 
the loop path is calculated differently, see section 2 .2.6.
5 .3 .6. Parallel Path (refer also to Fig. 4.6 )
For a parallel path with its return address in the main 
path the chain matrix for the parallel path in HATRXX(I) is 
converted to Z, H, G or Y matrix for the path, see section 2.2.5* 
Then this matrix is stored on top of the matrix stack and a jump
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made to the origin of the parallel path in the main path. Then 
a chain matrix for the main path between the start and return of 
this parallel path in the main path is derived in the same way as 
for the whole main path. When the return pointer for this parallel 
path is found in the main path the chain matrix for this section of 
the main path in MATRIX(1) is converted into Z, H, G or Y, as 
before. The other matrix of the same type for the parallel path 
is returned from the top of the stack and added to this matrix 
to give the total matrix for the parallel path pair in MATRIX(1).
This is then converted to the chain matrix for a network in 
KATRIX(O) and the chain matrix from the top of the stack for the 
main path is returned into MATRIXd). A jump is then made to the 
point of return of the parallel path in the main path to continue 
processing the main path including the network chain matrix in 
MATRIX(O) as the next network in this path.
( refer at this point to Fig. k . 7  )
A complication arises if the parallel path does not return 
onto its path of origin. In theory this parallel path should be 
a sub-path on the path to which it returns but thi6 was not easy 
to organise in the topological analysis. In this case the same 
process as above can be followed up to the point of return of the 
parallel path. The resulting matrices in the stack are then
1) The chain matrix for the original main path.
2) The Z, H, G or Y matrix for parallel path.
3) An empty matrix for the start of the main path in 
which this path returns.
*0 The chain matrix for the section of the main path in 
which the parallel path returns.
The required result is that the chain matrix from k ) must be converted 
to a Z, H, G or Y matrix as before but then it is found that
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the matrices 2) and 3 ) have been stacked in the reverse order to 
the required order for removal. Thus matrix 5) is deleted to 
remove matrix 2) and when matrix 3 ) is required it is just set as 
empty in MATRIX(l).
5.3 .7; Setting up Chain Matrices for Networks
The networks included in the CHAIN1 program and their 
chain matrices are given in Table 5.2. These matrices are set 
up in MATRIX(O) for a given network using the following 
procedure AANET;
5.3 .8. Conversion Chain to ZHGY Matrices
To analyse a parallel path it is necessary to be able to 
convert a chain matrix into a Z, H, G or Y matrix and visa-versa.
The procedures to do this work are
1) procedure A TO. ZHGY;
This procedure is entered with k set to the 
parallel path type as given in Table ^.1. The chain 
matrix in MATKIX(1) is then converted into the required 
Z, H, G or Y matrix in MATRIX(O).
2) procedure ZHGY TO A;
This procedure is also entered with k set to the 
parallel path type as given in Table 4.1. The Z, H, G or Y 
matrix in MATRIX(1) is then converted into a chain matrix 
in MATRIX(O).
5 .3 .9. Matrix Stack and Workspace
During the analysis it is necessary to store the intermediate 
results for sub-paths, as 2 x 2 complex matrices, in a stack as
MATRXX(O) = chain matrix for single network 
MATRIX(1) = chain matrix for current path
Table 5.2. - Chain Matriceo for 2-port Networks in
the CHAIN1 Program
In the program a one dimensional real array was used as follows
Subscript in 
real array AA Use
0 to 7 
8 to 15 
16 to 25 
etc.
Complex number workspace 
MATRIX(O)
MATRIXO)
etc.
The procedures to add and return the 2 x 2  complex matrices to and 
from the matrix stack into MATRIX(1) were
procedure STACK; 
and procedure RETURN;
5.3-10. Complex Number Arithmetic
In Algol there is no provision for complex number arithmetic. 
Thus in the CHAIN1 program it was necessary to include some 
procedures, Table 5*3, to carry out some of the complex arithmetic 
in this program. In the program all the complex numbers were 
stored in the real array AA which greatly simplified the procedures.
procedure result
INVJ( i,j), cAA(i):=c(1.0,0.0)/cAA(j ) ;
HULTJ(i,j , k ) ; cAA(i):=cAA(j)*cAA(k); if i/*0
c(ar,ai):=cAA(j) *cAA(k); if i=0
MULADJ(i,j,k,l); cAA(i):=cAA(j)*cAA(k)+ cAA(l);
n.b. cAA( ) = complex number held in the 4 locations 
starting at location AA( )
Table 5.3. - Complex Humber Procedures for CRAIN1
au «uh* amt
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5A .  CONCLUSIONS
The result of the development of the CHAIN 1 program was 
a computer program using chain matrix analysis which was far more 
versatile than any other program using chain matrix analysis.
The main advantage of this program was the inclusion of a path 
topological analysis to break the circuit into a path structure 
consisting of cascades of 2-port networks which could be handled 
easily by the chain matrix method of analysis. Previously it had 
always been necessary to define the data in a very precise way 
to define the path structure of the circuit. In the CHAIN1 program 
it was not necessary to do this. Thus the CHAIH1 program could be 
used more in a interactive mode where it is possible to modify 
the data during the running of the program in a very simple way.
The program did include words in the data and some diagnostics 
facilities which made the program easier to use. It could not 
be said that this program was completely suitable for interactive 
use on-line on the computer as many errors in the data would still 
cause a computer run of the program to be terminated.
The main advance in the CHAIN 1 program was in respect of 
the ease of its use as discussed above and most of the time was spent 
on these improvements. Thus only trivial 2-port networks were 
included in the program. At the end of the development of the 
CHAIN1 program the use of chain matrix analysis was being critised 
by a few people. The problem with chain matrix analysis is that 
it can only handle 2-port networks in a 2-port circuit. The path 
topological analysis described in chapter greatly extended the 
use of chain matrix analysis for circuit analysis, possibly to its 
limit, but the method could still not handle all microwave circuits. 
The problem is that generalised microwave circuits consist of 
an assembly of n-port networks not 2 -port networks only.
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Chapter 6
L is t  Processing Approach to 
Data Structure for Mixed
Matrix Analysis Program
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6.1. INTRODUCTION
In the MICR03 program,written during this thesis to use 
the mixed matrix method of analysis as described in section 2.4, 
it was decided to provide facilities for analysis, optimisation, 
sub-circuits and interactive use of the program. The implication
of this was that the following data had to be stored in the program
data structure
1) The descriptions of a number of circuits.
2) A list of the components in each circuit.
3) A list of the parameters associated with each component.
4 ) The component interconnections for each circuit.
5) The connection of each circuit with its exterior.
6) A list of the characteristic impedances for the analysis 
of any circuit.
7) A list of the frequencies to be included in an analysis.
8) A list of the output options to be included in the
results of an analysis.
9) A list of channel assignments for input and output.
10) A list of the parameters assigned as variables in an
optimisation.
11) A specification list for the circuit optimisation.
12) Number of interactions for an optimisation.
The number of arrays required for these lists would be much 
greater than for the CHAIN1 program and also it would be very 
difficult for the user to decide on the maximum length he would 
require for these arrays.
For the MICRO3, and the earlier version of this program as the 
MICR02 program,it was decided to use a list processing approach 
to the storage of the data. In this method all the data is stored 
in blocks of locations in the computer store, termed beads, within 
a one dimensional integer array. The method of organisation of the 
data structure is not new. Work on this type of structure was carried
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by Ewing^’1  ^and Williams^* who have described techniques
for the storage of complex data structures in terms of liGt,
ring and tree structures. Ross^*^’^ ' ^  has developed the
Advanced Engineering Design free storage package for complex
data structure operations for the formation and processes required
on this data structure. This package has been used by Thornhill
et. al.^*^ and this use is also described by Brackett^*^.
This work formed a basis of the techniques used for the data
structure in the KICR02 and MICR03 programs. In the University
of Warwick Larcombe'' *' had developed the WARDEN package for
operations on a complex data structure and this package was
translated by the author from Fortran to Algol
and modified to make it more suitable to the needs of the MICR02
and MICE03 program*. The WARDEN package developed by Larcorabe 
( f) 8^was used by Laxon * in a computer program for the design of 
mechanical structures. The basic techniques used for 
the organistion of the storage of the circuit topology and the 
elimination of bead structures was a development of the ideas 
used by Laxon.
In this chapter the basic organisation of a list 
processing approach to the data storage is described in 
section 6.2. In section 6.3 the way in which this data structure 
was used in the MICR02 and MICR03 programs is described. In this 
chapter reference will often be made to the address in the 
data structure. This refers to the subscript in the
one dimensional array used to hold the data structure.
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6.2. A LIST PROCESSING APPROACH TO DATA STRUCTURE
6.2.1. Introduction
In general as the facilities offered by any computer 
program are extended the problems met in the storage of the 
data are as follows
1) As the facilities are improved the complexity of the 
data will increase.
2) Blocks of data of varying length will have to be 
stored with often, initially, no defined length.
3) Numerous blocks of data of varying types will have to 
stored.
4) It must be possible to access all the blocks of data 
associated with each other easily.
5) It may be necessary for blocks of data to be added and 
deleted at will.
6) It may be required to transfer the entire data structure 
to backing store for later retrieval.
7) It must be impossible to corrupt the data structure 
via any possible set of input data.
6.2.2. Bead Structure
In the data structure used each block of data was stored 
in a block of consecutive locations in a one dimensional array, 
termed a bead, as shown in Fig. 6.1. The first location in this 
block is a headerword, Table 6.1, and this contains the length of 
the bead, its priority and the number of pointers in this bead.
In addition the bead will contain, for some applications, a number 
or name in its first data location so it can be refered from the 
data, e.g. a network number, a junction number, etc..
6.2.3. Bead Storage
Ideally one would like to be able to allocate a block of
- 6.4 -
Reference number / name
Fig. 6.1. - Bead Structure used in the List Processing 
Approach to Data Storage
Free Storage
---Spa c e ----- -^-movable boundary
Bead Storage
Fixed Length 
Data
Base Locations 
----------------  0
Fig. 6 .2 . - Space Allocation in Data Structure
bit no. 24
| l| j | jLejnplh1— f “ i— r! I ; Kri'pr; j I IDr'pint1. 1 1
12
Bits in 
header word Use Range
1 to 6 The number of pointers in the 
bead pointer block.
0 to 63
7 to 12 The priority of the bead, i.e. 
the type of bead structure of 
which if is part.
0 to 63
15 to 23 The total length of the pointer 
and data block in the bead.
0 to 2047
24 Always set to 1. It is used to 
indicate that a location 
contains a headerword for a 
bead (i.e. always negative ) 
and not a pointer.
1
Table 6.1. - Contents of Headerword of Bead in Data Structure
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locations in the computer store for each new bead as required
and to deallocate them when no longer required. In practice this 
can not be done in a general way unless large blocks of the program 
are written in assembly language. The KICR03 program was written 
in Algol for an Flliott 130 computer with a few procedures in 
NEAT. In this program all the beads were stored in a single one 
dimensional integer array called the data structure array. In this 
data structure, Fig. 6.2, all the base pointers to lists in the 
data structure were stored, with the fixed length data, at the lower 
address end of the data structure. This information could thus be 
accessed directly given the absolute address of this information 
in the data structure.
In the MICR03 program the data structure had to be of a 
fixed length due to the restrictions in programming in Algol. In 
practice one would like to start with a data structure as small 
as possible to conserve computer store and to expand the size of the 
data structure, using more free store, as required. The advantage 
with this method is that on a multi-access computer the size of core 
store allocated to the program can be increased as required.
6.2.U. Bead Interconnection
Each bead is allocated a priority number in its headerword 
and this indicates the type of bead structure it is part of, 
see Table 6.2, as follows
1 ) simple list ( priority = 1 )
For a simple list, Fig. 6.3 , a pointer points to 
the start of the list and the beads in the list are linked 
through their first pointers.
2) ring connection ( priority - 2 or 3 )
A ring connection, Fig. 6.*t, is the same as a 
simple list except that the last bead in the list points
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Fig. 6,3. - Simple List of Bead3
Fig. 6.^ . - RinfT Connection of Beads
Fig. 6.6. - Tree Structure of Beads
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back to the start of the list.
3 ) bead with back pointers ( priority = 3 )
In some cases a bead is only Generated by the 
existence of one or more other beads in the circuit, 
e.g. a junction connection point is only required if 
at least one component is connected to that junction.
This type of bead, Fig. 6.5« is still on a ring but it 
has a list of back pointers on its second pointer pointing 
back to the beads pointing to this bead.
k ) tree structure ( priority = 1 , 2 or 3 )
All the pointers not accounted for in 1), 2) and 
3 ) in a given bead form a tree structure with this bead at 
its head as shown in, Fig. 6.6.
priority of 
bead
type of bead structure
1 bead is in a simple list
2 bead is in a ring
3 bead is in a ring with a list of
back pointers
h \
5 ^  not used at present
6 J
7 bead is in a garbage list
Table 6.2. - Bead Priorities
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6.2.5» Storage of Circuit Topology
In the MICR0j5 program a pointer in a base location first 
points to a list of circuit beads, Fig. 6.7, and another pointer 
in a base location points to the current circuit being processed. 
The circuit topology then consists of the circuit bead on the 
circuit ring which points to a ring of components, junctions and 
ports for the circuit as shown in Fig. 6.8. In this way a new 
component, junction or port bead can be added to the appropriate 
ring in this circuit and also beads can be deleted as desired 
for these rings.
In the circuit, component and junction rings in 
the data structure the first data location contains the reference 
number of the bead, i.e. the circuit number etc.. In this way 
the bead for a given component, junction or circuit can be located 
from its number given in the data with component and junction 
numbers being local to one circuit only.
Circuit no. 5
Circuit no. 7
Circuit no. 12
Pointer in
Fig. 6.7. - Circuit King
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6.2.6. Headerv.’ord Formation and Access
The procedures written for the formation of the headerword 
of a bead and to look at the data in the headerword are as follows:-
1) procedure KEY(h,dl,dp,pr) ;
This procedure will set the contents of the bead 
headerword at address 'h' in the data structure with the 
length for the data block as'dl, number of pointers'dp' 
and bead priority'pr.
2) The data in the headerword was accesssed using
procedure DP0IHT(h,point); to give the number of pointers 
in the headerword in address’h' in 'point', procedure LENGTH(h,leng) 
to give the total length (pointers and data) in the 
headerword at address'h' in the data structure in ’leng'and 
procedure PRI0R(li,pri); to give in'pri’ the priority of the 
headerv/ord at address 'h' in the data structure.
6.2.7. Pointers and Data in Bead
All the pointers in a bead were set using simple assignment 
statements. A problem did arise when storing real numbers in the 
array. In Algol the only way this can be done is by using procedures 
within in NEAT or small blocks of code in NEAT in the program.
The two procedures to do this were :-
1) procedure INREAL(fpoint,h);
To insert the real number in 'fpoint' into the 
data structure at address'h' and h+1 , i.e. 2 integer locations
2) procedure REALOF(h,fp);
To extract the real number at address h and h+1 in the 
data structure (in two integer locations) and place it in 
the real number ’fpi
6.2.8. Garbage Collection
When a bead is no longer required in the data structure 
it can be deleted, or disconnected, from that data structure and
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added to a garbage list. The beads in the garbage list still have 
a headerword but set with a priority of 7 and no pointers. The 
beads in the garbage list are then linked in a simple List via 
pointers in their first data location. The order of the beads 
in this garbage list was arranged to enable these beads to be used 
most efficiently as new beads in new structures. The way this 
was done in the MICR03 program was to order the beads in the 
garbage list in order of increasing length. Thus on searching 
the garbage list for a bead to be used in the data structure the 
first bead of sufficient length is used and any excess length is 
formed into a new bead and added to the garbage list. This was 
found to be the most efficient organisation of the garbage list.
In the use of the program te.a*i a-d-de*.
W Cr~« too». cl.
The procedure to add a bead to the garbage list was 
procedure DUMP(h);
so that the bead at address V  in the data structure would be 
added to the garbage list.
6.2.9. Allocation of Space for New Beads
To allocate space for a new bead it was first necessary to 
search down the garbage list for a bead of sufficient length 
to use for the new bead. If a suitable bead could not be found 
in the garbage list then space had to be taken from the bottom of 
of the free space in the data structure and the boundary! Fig.6.2, of 
the bead space and the free space in the data structure reset.
If sufficient space was not left in the data structure for this 
new bead then it was necessary to print out an error message and 
terminate the computer run.
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The procedure to allocate space for a new bead was 
integer procedure DEFINE(dl,dp,pr);
This procedure will allocate space for a bead with length of the 
data block equal to 'dl’, ‘dp* pointers and priority *pr. The value of 
DEFINE will be returned as the address of the new bead.
6.2.10. Insert Bead in Data Structure
In some cases it is more convenient to store beads in a 
list or ring in order of increasing reference number or name in 
the first data locations in the beads. The procedure used to do 
this was
procedure INSSRT(ring,bead,name);
This procedure will insert the value in'name' in the first data location
| Iof the bead at address bead. Then this bead will be inserted in the 
list or ring pointed to in location'ring'in the data structure.
6.2.11. Locate Bead
If it is necessary to refer to a bead from the input data 
then it is necessary to search for the bead with the required 
reference number or name in its first data location in the 
appropriate list or ring. The procedure used to do this was 
integer procedure LOCNAM(ring,nam«s)
This procedure will search for the bead with the value* name' in 
its first data location in the list or ring pointed to in address 
‘ring* in the data structure. If it is found then LOCNAM is returned 
as the address of this bead otherwise LOCNAM is returned as zero.
6.2.12. Bead Structure Elimination
In the use of a complex data structures in a program
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it is often necessary to build up various bead structures and later, 
when one of these structures is no longer required, it may be necessary 
to eliminate it from the data structure. The types of bead structures 
it may be necessary to eliminate from the data structure in the 
MICR03 program are
1) A simple list, Fig. 6.3, e.g. a frequency list, output 
options list.
2) An element in a ring, Fig. 6.4, e.g. a network or junction.
3) A complete ring, Fig. 6.4, e.g. part of a circuit description.
4) A bead with back pointers, Fig. 6.5 , e.g. junction.
5) A tree structure, Fig. 6.6, e.g. a complete circuit 
description.
In the case of the elimination of a junction bead, or any bead with 
a list of back pointers, if it is being eliminated directly then 
it is eliminated by eliminating all the beads pointed to in its 
list of back pointers and then eliminating the junction bead itself.
If the junction bead is only involved in the eliminating because 
a bead has a pointer pointing to it then the back pointer to this 
bead is removed from the junction bead's list of back pointers.
The junction bead itself is only then eliminated if there are no 
back pointers left on this bead.
The procedure for the elimination is
procedure ELIMIN(head)j
where'head'contains the address of the head bead in the bead structure 
to be eliminated from the data structure. If'head'gives the address 
of a pointer then the bead pointed to in this pointer is used as 
the head bead instead.
The flow diagram for the ELIMIN procedure is shown in 
Fig. 6.9 and the elimination process is as follows
1) If the bead has a list of back pointers then if this is
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the head bead of the structure then all its pointers 
are treated as tree pointers. Otherwise the back pointer 
to the bead which pointed to this bead in the elimination 
process is removed from this bead and added to the 
garbage list. If there are still some back pointers left 
on this bead then the elimination of this bead is 
complete.
2) If the bead is on a ring then it is removed from that 
ring and its ring pointer set to empty.
3) The procedure will then look at the first pointtr of 
the bead.
k ) If all the pointers on this bead have been processed 
then the elimination of this bead is complete and it 
is added to the garbage list.
5) If this pointer in the bead is empty then the process 
will move onto the next pointer and go back to k)
6) The pointer will be set to zero in the bead and the 
bead pointed to is then eliminated using the ELIMIN 
process recursively. During this process the address of 
the old bead is stored in a stack and returned for 
further processing,when the elimination of the
bead pointed to is complete,with a jump back to 3)
6.2.13- Circuit Topology procedures
In addition to the data structure procedures described 
so far there were two procedures written to help form the 
circuit topology in Fig. 6.8. These were
l) integer procedure NEWCIT(cit)
This procedure will locate the bead for the circuit 
with reference number given in ’cit'. If one is not present 
then a new circuit bead is set up ana added to the 
circuit ring. The value of NEV/CIT is then returned as 
the address of this bead.
- 6 . 1 6  -
2) procedure JUHCT(hnet,jun,suf);
This procedure is used to set or change a junction 
connection on a network bead. It is entered with 
hnet = address of network bead 
jun = junction number
suf = position of pointer in network bead for 
junction connection
If the pointer for this junction connection is already 
set then this junction connection is removed, i.e. set 
to zero and the back pointer from the junction in 
question removed. Then this pointer is set to point to 
the new junction bead with number 'jun' setting a new 
back pointer on this junction bead to point back to 
this network. If during this process the junction bead 
can not be found for the new connection then a new junction 
bead is set up and added to the circuit topology. Also 
if during the removal of the old junction connection 
the junction is left with no back pointers then it is 
removed from the circuit topology and added to the 
garbage list.
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6.3. DATA STRUCTURE FOR MICRQ3 
6.3.1. Use of Ease Locations
The use of the base locations in the data structure is shown 
in Table 6.3. Initially all the pointers to lists are set to empty 
and pointers to rings set to empty. The pointer to the last location 
used is set to point to the last address of the base locations 
and an empty string is entered for the label string.
6.3-2. Circuit Bead
The circuit beads, Fig. 6.10, are held in a ring pointed 
to in one of the base locations and in addition a base location 
points to the current circuit being analysed. The format of the 
circuit topology in the data structure is shown in Fig. 6.8.
Address Use of Location Initial Value
1 pointer to last address used 25
2 pointer to garbage list 0
3 pointer to current circuit 0being processed
u, pointer to circuit ring 3
5 pointer to characteristic kimpedance ring
6 pointer to frequency list 0
7 pointer to output options list 0
8 pointer to specification list 0
9 pointer to vary list 0
10 to 14 workspace
15 to 25 label string empty string
Table 6.3» - Use of Base Locations in Data Structure
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Pointer to 
junction rin
Pointer to 
port ring
No. of junctions^ 
in circuit
No. of ports 
on circuit
Connection 
to junctions 
on circuit
Circuit no.
These are 
set until 
n analysis 
is required
Fig. 6.10. - Circuit Read
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6.3.3* Network Bead
'i'he contents of the network and sub-structure beads are 
shown in Fig. 6.11 and 6.12. In microwave circuit analysis the 
microwave components are often very complex and in the MICR03 
program it was decided to use an equivalent circuit and a 
sub-structure bead for the networks. Initially for a complex 
microwave component the parameters for that component are stored 
in the sub-structure bead with the class of components to which 
it belongs and also its type number within that class. During 
the circuit analysis the description of the microwave component 
in the sub-structure bead is transformed into its equivalent 
circuit parameters in the network bead for which the equivalent 
circuit type has previously been set in this bead. Then the 
circuit analysis is carried out entirely using the equivalent
circuits in all the network beads.
In the MICR03 program a facility for sub-circuits ..'as 
included. For a network which is a sub-circuit the format of 
the network bead is the same as in Fig. 6.11 except that a sub­
structure bead is not present. Also the equivalent circuit network 
type in the network bead is set to a negative number giving the 
address of the sub-circuit in the circuit ring. The 6ub-circuit 
is then in the same format as for any other circuit stored in the 
data structure.
6.3 .^ . Junction Bead
The junction bead, Fig. 6.13, contains a list of back 
pointers to all the networks and ports within the current circuit 
connected to that junction. In the program the junction beads are 
never set up directly and they are only set up when a network or
-  6 .2 0  -
Fig. 6.12. - Network Sub-structure Bead
Fig. 6.1*t. - Port Bead
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port is connected to the junction. Also if at any time all the 
network or port connections are removed from the list of back 
pointers on the junction bead then the junction bead is deleted 
from the.circuit.
6.J5.5. Port Bead
In the data the ports for a given circuit, to connect it 
to the exterior, are defined as a list of the junctions in order 
to be defined as port connections for the circuit. Thus a port 
bead, Fig. 6.1^, is set up for each junction connection in turn 
and added to the end of the port ring. The port bead itself contains 
just a pointer to its junction connection. In the circuit analysis 
the ports are refered to by their position in the port ring only, 
i.e. if the result of the input impedance is required for port 
number 2 then the second port bead connection in this list is 
assumed to be the required port.
6.3.6. Characteristic Impedance List
The characteristic impedance ring is completely separate 
from the circuit description, i.e. it can be used in the analysis 
of any circuit, and it is pointed to in a base location in the 
data structure. All the characteristic impedance beads, Fig. 6.15, are on 
a ring and the characteristic impedance for port i is obtained from 
the i th bead on this ring during the analysis. In the MICR03 program 
if there was less than i beads on this ring then the last bead 
on the ring is used for the characteristic impedance on port i.
6.3.7. Frequency Bead
The three types of frequency beads are shown in Fig. 6.16 
on a typical frequency list. In practice any number of these frequency
- 6.22 -
Fig. 6.15« - Characteristic Impedance Bead
n.b. The above frequency beads may occur in any
order in the frequency list with any number of 
each kind.
Fig. 6.16. - Frequency Bead
Fig. 6.17. - Output Option Bead
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beads may occur in any order in the frequency list. During a circuit 
analysis a line of results in a Table is produced for each frequency 
in each frequency bead in turn in the frequency list. In setting 
up the frequency bead for a linear or logarithmic frequency range 
the end limit is adjusted to ensure that the last frequency in this 
range is always included in the analysis.
6.3.8. Output Option Bead
The output option bead is shown in Fig. 6.17 and after an 
analysis at a single frequency all the output options in the output 
options list are printed out on a new line in the Table of results 
for the circuit performance.
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S A .  CONCLUSIONS
The organisation of a data structure in terms of beads 
organised in lists, rings and tree structures is not new. The 
main development in this thesis has been the application of this 
type of structure to the analysis of microwave circuits considered 
as an assembly of n-port networks. The use of this type of data 
structure has made it possible to include facilities in the 
program which it would be impossible, or very difficult, to provide 
in any other way. The facilities areas follows
1) Any number of separate circuits can be stored in 
the data structure.
2) Any number of networks, junctions and ports can be 
defined in any of these circuits.
3) Separate lists can be set up to store frequency lists, 
output options lists, etc..
k) It is possible to extend any network to include a complex 
structure for a microwave component.
5) It is not necessary to give the program any details of 
the type of structure to be stored for a given set of 
circuits to be set up in the data structure during a 
program run.
6) Additions to or deletions from the data structure can 
be made at any point in the data and to any circuit 
description.
7) This type of data structure is very suitable for an 
interactive use of the program where the user would 
like to be able to describe a number of circuits and 
analyse them in any order. Also he would like to be 
able to modify the circuits stored and, if he had made 
errors in the data, then to correct the data structure 
and continue the program run.
The original sub-routine package used was the WARDEN 
package^*^ which was translated to Algol so the MICR02 and MICR03 
programs could be written in Algol. During this process a number of
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alterations were made to make the package more suitable 
for the way in which it would be used for the MICR02 
and MICR03 programs. Towards the end of the development of these 
programs,problems were being met with the use of the data structure 
procedures. A number of the procedures, i.e. INREAL, REALOF, KEY, 
DPOINT, LENGTH, PRIOR, carried out very simple operations in a 
block of NEAT code which took about 5OMs but they were in an 
Algol procedure block which took about JOOM.B to enter and exit 
from. Thus it was decided to use as a macro­
generator to replace all the calls of these procedures in the 
program source code by their equivalent NEAT code block. This 
was found to greatly speed up the program by a factor of 2 to 3 
on its run time. Also at that time it was considered if it would 
have been better to program the MICR02 and MICR03 programs in 
Fortran. The result of this was that it probably would have been 
better to write them in Fortran as it is simpler to operate 
on the data structure in Fortran. The data structure array can 
be used both as an integer and real array by the use of an 
equivalence statement. Also the space above the bead structure in 
the data structure could be used for the arrays for the circuit 
analysis by entering a subroutine with an array parameter passed 
through the subroutine as an address in the free space in the 
data structure array. This is assuming that a compress integer 
and logical mode can be used in the compilation of the Fortran
program
- 6.26 -
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7.1. IHTEODVCTION
The objective of tlie MICR03 program was to enable the mixed 
matrix method of analysis to be used for the analysis of microwave 
circuits. This method of analysis was far simpler to implement 
for a generalised microwave circuit than the chain matrix method 
of analysis used in the CHAIN1 program. In practice the MICRO} program 
wa3 larger because far more facilities were included as follows :-
1) A full syntax analysis of the data
2) An extremely versatile format for the data
3) A list processing approach to the data storagek) Ability to call sub-programs to derive the equivalent 
circuits for complex networks
3) Interactive use of the program
6) Extension for the use of the visual display
The HICR03 program was segmented in the computer store to save
core store using the following segments with segments 1, 2 and 3
being overlaid :-
l) Outer block - global procedures and main program block
2) Segment 1 - read data and form data structure
3) Segment 2 - perform analysis or optimisationk) Segment 3 - visual display work
The flow diagram for the KICR03 program is shown in Fig. 7.1. 
Initially the channels for the files to be used during the program 
run are assigned to channel numbers. Then the sub-programs required 
during the program run are loaded into core store, Table 7.1, and 
the standard input/output channels are assigned as follows :-
data channel - channel 50 ( this channel must be assigned 
to a suitable input device before the 
program run, e.g. card reader, teletype, etc.J 
message channel - lineprinter ( for messages and errors ) 
results channel - lineprinter ( for the results of an analysis )
The data structure is cleared so that the program can start to
read in data
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Program
Name Use of Program (see ref. 7.1)
Comment
AGIO Channel Assignments
DRO Basic Algol Procedures Always required
SPR Storage Plan Routines
for swapping array codewords
CMPI.EX Complex number routines
in NEAT
DR 10 Disc procedures for array 
input/output
Only if visual displayDR 50 Procedures for visual display used
DISRAN Control of visual display
FIPLOT Plot of display file on Only if hard copy of
L
digital plotter visual display picture 
required
Table 7.1. - Sub-pro grains required by the KICP.03 prorram
In the procram the Read Data segment is first used to read 
in the data. The data consists of a series of statements each of 
which is processed separately by the program and the data in that 
statement stored in the data structure. A pause in this process 
occurs when an analysis or optimisation statement is found in the 
data. Then a check is made to see if the data is sufficient for an 
analysis or optimisation and if it is not then this statement is 
ignored. Otherwise the program will enter the Circuit Analysis 
segment to carry out an analysis or optimisation and then return 
to the Read Data segment to read in more data statements. The 
program run is terminated when a termination statement is read 
in the data.
In the graphical display version of the MICR03 program, 
i.e. the MJCJD program, if a statement to transfer control to 
the visual display is read in tho data then the Visual Display 
segment will be entered provided tho results of a previous circuit 
analysis have been stored on a disc file. In this segment it is
-  t . k  -
possible to plot graphs of the circuit performance, stored on 
disc during the last circuit analysis, on the visual display on 
the Elliott ^130 computer. The graph it is required to plot is 
selected by pointing the light pen at a series of menus on the 
display. An exit from the display segment to read more data using 
the Head Data segment can be made by pointing the light pen at 
a word in one of the menus on the display screen.
In this chapter only the organisation of the MICR03 
program is described. The additional facilities included in the 
program are described in other chapters as follows 
Chapter 6 - data structure used
Chapter 8 - interactive facilities for remote teletype
on line possible with a graphical display 
Chapter 9 - microwave components
Chapter 10 - optimisation.
A report on the use of the MICH03 program is given in Appendix A.5 
with examples of the data and results for the program. The reader 
may wish to read this report first to gain an understanding of 
the facilities offered by the program.
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7.2. SYNTAX ANALYSIS 
7.2.1. Introduction
In the HICH03 program ( and also the MICK02 program ) a 
very versatile method of reading the data was used. In this method 
the entire data was read in one character at a time by the program 
and formed into groups of characters to define a word, integer 
number, real number and other special characters recognised by 
the program. In the data if the next group of these characters 
were not acceptable next in the data then an error message would 
be printed out and the data up to the next marker would be ignored. 
This marker would normally be the end of the current statement 
in the data.
The procedures and the format of the input data are 
described in section 7.2 and this type of work is applicable to 
a wide range of applications for the processing of complex data.
The data for the program is arranged in the form of statements each 
one of which starts with a key word and terminates in a suitable 
terminating character. If an error is detected in the format of 
the data then the program will print out an error message and 
search for the start of the next statement in the data. Extensions 
of the procedures have been made for interactive work as 
described in chapter 8. For batch processing the data is normally 
on cards or paper tape and the results and error messages are 
printed out on the line printer. With this the input data stream 
is also printed out so that the error messages occur in this 
stream in the position that they are detected in the data. Each 
error message print out is followed by the last character group 
read which caused that error to be detected.
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7*2.2. Statement Structure of Data
For a full syntax analysis of the data it is necessary to 
read in all the data one character at a time. The whole data could 
be defined as a string of characters which could be broken up as 
follows
<input dota> ^statement list>
«statement list> ::= «statement>j «statement list> <statement> 
<statement> :•= «character group list> «statement terminators
< erase syntax >::= «syntax> «erase>
< erase syntax and statement> ::= < syntax>«erase?«erase>
< erase statement >::= < erase><erase>
« syntax>::= «word or identifier >j«integer>j «real?
In the MIC203 program s-
1) «statement terminator >: : = ;
2) <symbol> ::= <any single character which does not start
7.2.3. Syntax Analysis Procedures
The procedure used to read the next character group or
statement terminator in the data was
procedure SYIITAX(types,err)
This procedure is entered with
types = character group(s) which are acceptable next in 
the data with the bits in the value of types set
^character group list> ::= «character group >{
«character group listxcharacter group? 
«empty >
any other character group or statement 
terminator >
3) < erase> ::= % k) «word or id 
3) «integer? :
6) <real> ::=
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as follows
bit set to meaning integer value
1 1 statement terminator 
acceptable
1
2 1 integer acceptable 2
3 1 real acceptable 4k 1 word or identifier 
acceptable
8
5 0 exit via jump out of procedure if statement 
terminator found to read 
next statement in data
16 (if bit 
set to 1 )
err = the syntax error number to be printed out if an 
acceptable syntax or statement terminator is not 
found next in the data. In this case the DATEKR 
procedure will be used and this will cause a jump 
to the start of the processing of the next statement 
in the data.
A block schematic of the SYNTAX procedure is shown in 
Fig. 7.2. This is not a precise block schematic but it was very 
useful in preparing the flow diagrams for the syntactical analysis 
of the data statements. The dotted lines are not of too great an 
interest except as a continuous monitoring facility and these 
are normally omitted in the use of the block schematic.
---<- V/»
G°_ .  _to_ <read next^ statement Wo
T Ÿ
S y n t a x
R
!
w
- *\ iA
_ j
Character group found% = erase syntax %% a erase statement 
; = statement terminator 
I n integer 
R = real number 
W = word or identifier 
S = symbol
Fig. 7.2. - Block Schematic of Procedure SYNTAX
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The points to note in the use of the SYNTAX procedure are
as follows
1) If an integer is found in the data as the next 
character group when an integer is not acceptable 
then it is converted into a real to see if that is 
acceptable.
2) As each character is accepted as part of a character 
group then it is stored on the end of a string for later 
string comparisons or for printing out after a syntax 
error if the character group is not acceptable.
3) For the exponent part of a real, ‘E is used to replace 
10 » e.g. 1.29E9 or .02E-10, as the power -jq was not 
available on the teletypes used. A real must not start 
with E otherwise the E is recognised as a word.
7.2.A. String Comparisons
In the full syntax analysis of the data numerous words 
are included in the data and it is often necessary to compare a 
character string representing a word or identifier, obtained from 
the procedure SYNTAX, with a list of the acceptable words or 
identifiers possible at that point in the data. The procedure 
written to do thi6 work was
integer orocedure FNDWRD(n,ST,err) ; 
in which ST is a string of the words acceptable,'n in number, 
with each word consisting of up to 8 characters with the additional 
characters being filled with spaces. The procedure
will compare the last charact r string read in, for the first 
8 characters, with the'n‘words in the string ST. If a match is 
found then the value of FNDV/RD is returned as the position of this 
match in the string ST. Otherwise the procedure DATERK is used, 
provided ' e r r / 0 , to print out the syntax error err and to start 
processing the next statement in tho data. If err=0 and a match has 
not been found FHDWRD is returned as zero.
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7.2.5. 1|ai-a Errors
During the syntax analysis of the input data and checking 
the data before an analysis or optimisation it is necessary to 
print out the details of the errors found if any. This work was 
done in the
procedure DATERR( n )4 
This procedure could be used in two ways
1 ) syntax errors, ni 0
The message <** SYNTAX ERROR> is printed out on a 
new line followed by the value of 'n' and the character 
group read last in the data. Then the data is skipped 
up to the start of the next statement in the data.
Then a jump is made out of the procedure to start 
processing the next statement in the data.
2 ) circuit error, n <0
The message <** CIRCUIT ERR0R> is printed out on 
a new line followed by the value of '-n'. The procedure 
will then return through its normal return link.
For both syntax and circuit errors it is necessary to supply 
the user with a printed list of the possible errors in the data 
for each syntax and circuit error number.
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7.3. DATA P 'OCl'iSSrifl 
7 .3 .1 . 3nlroduction
In this section the processing of the input data is described 
using the network statement as an example. The full syntactical 
analysis of the input data for the KICR03 program is given in 
section 7.3.2 and the processing of most of these data statements, 
using the syntax procedures in section 7.2 and the data structure 
described in section 6.3, is obvious from this definition. An 
example of the data for the MICRO3 program is given in Table 7.2.
The processing of all the statements in the data is carried 
out in the Read Data segment of the program and the general flow 
diagram for the processing of the data statements is shown in 
Fig. 7.3« Initially the data structure is cleared and as each 
statement is read from the data it is checked against its syntactical 
definition and at the same time the data from each statement is 
stored in the data structure. It should be noted that an error 
could terminate the processing of a statement and leave the data 
structure connected with this statement partly formed. In writing 
the program care was taken to ensure that an interupt to the processing 
of a statement would not produce a corrupt data structure
7.3*2. Syntactical Definition of Data
Statement C-rouns
«statement» ::= <statement group><statement terminator»|
«statement terminator»
< statement terminator» ::= ;
< statement group» ::= <topology statement»! «analysis statement»!
«program control statement»!
.«channel assignment statement»
Optimisation statement»/«empty»
X •
X
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&J0B; <job nuinber > ;
&LOAD; KICH03; DC; 10; ALGOL;
&ASSIGN; 50; CR;
LABEL CIRCULAR HYBRID RING 90 DEG PHASE SHIFTER;
MET 1 LINE WL 70.71 0.25 2S9 0.1 JUNCT 1 2 ;
MET 2 LINE WL 70.71 0.25 2E9 0.1 JUNCT 2 3 ;
NET 3 LINE WL 70.71 0.25 2E9 0.1 JUNCT 3 4 ;
NET 4 LINE WL 70.71 0.75 2E9 0.1 JUNCT 4 1 ;
NET 5 LINE WL 22.584 0.10927 2E9 0.1 JUNCT 2 5 ?
NET 6 LINE WL 76.869 0.33765 2E9 0.1 JUNCT 4 6 ;
NET 7 SRLC 1.0 0.1E-9 0 JUNCT 5 5 
NET 8 SRLC 1.0 0.1E-9 0 JUNCT 6 ;
PORTS 1 2 ;
ZO 1 R 50 ;
JUNCT PARALLEL 1 2 3 4 5 6 5
OUTPUT ZIN 1 CKPX SPAR 1 1 MODARG SPAR 2 1 HODARG 
SPAR 1 1 DBARG SPAR 2 1 DBARG VSWR 1 ;
FREy STEPLIN 1.5^9 2.5E9 20 5
LABEL DIODES FORWARD BIASSED WITH LINE LÖSSES OF 0.1 DB/WL 
ANALYSE 5
NET 7 PAR 3 0.5E-12 5 
NET 8 PAR 3 0.5E-12 ;
LABEL DIODES REVERSE BIASSED WITH LINE LÖSSES OF 0.1 DB/WL 
ANALYSE ;
END;
&END;
Table 7.2. - Tynical Data for ?!ICr:03 Prop-am
0B
7 .12
F ig .7.3.-Flov/ Diaqrom for Read Data in MICR03 
Program
- 7 .13 -
Topology Statement
<topo?..ogy statement? ::= <cirouit statement. ?|<network statement?!
«junction statement?|<ports statement?) 
«characteristic impedance statement>| 
«delete statement?
< circuit statement? ::= CIRCUIT «circuit no.>
< netv/ork statement? ::= NET «network no.> <net sub-statement list?
«net sub-statement list? ::= «empty? [«net sub-statement list?
• < net sub-statement?
< net sub-statement? ::=<net type sub-statement ? |
JUNCT <net junction liGt?|
PAR «pjirameter no.? <paraneter value?)
CONN «connection no.?<junction no.>
< net type sub-statement? ::=< network type word(s)><net parameter lis
CIRCUIT «circuit no^<no. of connections?
< net type word(s)? ::= «see Table A.5.1» A.5.2 or A.5.3 >
< net parameter list? ::= <see Table A.3*1« A.5.2 or A.5.3?
< net junction list? ::= «see Table A.5.1| A.5*2 or A.5*3*
<junction statement? ::= JUNCT «junction type?«junction list?
«junction type? ::= SERIES ( PARALLEL
«junction list? < empty? («junction listxjunction no.?
«ports statement? ::= PORTS «junction list?
«characteristic impedance statement? ::= ZO«char. imped, no.?
«char, imped. type?«char. imped, parameter lis 
«char, imped, type? ::=<see Table A.5.1?
«char, imped, list? ::=<see Table A.5.1 *
«delete statement? DELETE «element list?
«element list? ::= <empty?|«element list>«element?
< element ? :: = NET«network no.? | ZO «char, imped, no.? |
JUNCT «junction no.? j CIRCUIT «circuit no.?
n.b. If a CIRCUIT «circuit no.? is included
then it must be the last element in the 
list
Analysis Statement
«analysis statement?::= «frequency statement?|«output statemcnt>(
«analyse statement?
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< frequency statement> ::= FREQ «frequency Xist>
«frequency lict> empty > («frequency listxfrequency ?
< frequency? ::= «single frequency?^ STEPLIN «frequency range>f 
STEPLOG «frequency range>
«frequency range? ::= «start frequencyXend frequency?«no. of steps >
«output statement? ::= OUTPUT •«option list?
«option list? - <empty?[ «option listxoption?
«option? ::= «see Table A.5.*+ >
n.b. the full option format, if applicable, is 
«option? ::= «option wordxport rio.>
«port no.? «option format?
«analyse statement? ::= ANALYSE
Program Control Statement
«program load statemont?|«transfer to display?^ 
«output data structure?j<label statement?
< new run statement? ::= UEWRUN
«termination statement? ::= EI.'D
«reset fault indicator statement? ::= IIOFAULT
< program load statement? ::= LOAD «program list?
«program list? :: = < empty >Uprogram list?«program name?
«transfer to display? ::= DISPLAY 
«output data structure? ::= STRUCTURE
«label statement? ::= LABEL «character string not including ;?
Channel Assignment Statement
^channel assignment statement? ::
«data channel assignment? ::= 
« message channel assignment ? : 
« results channel assignment ? :
= «data channel assignment>|
< message channel assignment?! 
«results channel assignment ? 
DATA «channel no.?
:= ERROR «channel no.?
:= RESULT «channel no.?
Optimisation Statement
Refer to section 10.2.1
7.3»3» Statement Processing
1) Circuit Statement - This will find the bead for the given circuit
number if it is present in the data structure otherwise 
a new circuit bead with the given circuit number will 
be set up. This circuit bead will be inserted in the 
circuit ring and the pointer to the current circuit being 
processed will be set to point to this circuit bead.
2) Junction Statement - This will set the junction types in the
junction beads for all the junctions given in the 
junction list.
3) Network Statement - This will set up a new network bead structure
or modify the parameters or connections of a present bead 
structure for the network, see section 7.3.^«
A) Ports Statement - This will add a bead to the end of the ports 
ring for the current circuit for each junction in the 
junction list in turn and set the pointer in this bead to 
point to the appropriate junction bead. Any previous 
ports ring will be deleted.
5) Characteristic Impedance Statement - This will set up a new
characteristic impedance bead and add it to the 
characteristic impedance ring. Then the parameters will 
be entered into this new characteristic impedance 
bead.
6) Delete Statement - This will delete,in turn,the elements given
in the element list from the circuit topology.
7) Frequency Statement - This will enter all the frequencies in
the frequency list into the frequency bead list.
8) Output Statement - This will enter all the output options in
the output options list into the output option bead list.
9) Analyse Statement - This will allow a circuit analysis to be
carried out on the circuit topology for the current circuit 
being processed including all its sub-circuits. Eofore the 
analysis the following is checked
the fault indicator has not been set 
the data and circuit topology is sufficient 
for analysis
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10) New run Statement - This will clear the data structure but
the channel assignments will be left unchanged.
11) Termination Statement - This will terminate the program run.
12) Program Load Statement - This will load into the computer
store the programs given in the program list.
13) Structure Statement - This will dump out the entire data
structure onto the result channel. It is intended to assist 
a programmer to detect faults in the data structure.
1Jt) Channel Assignment Statement - This will reassign the channel 
no. for a data, message or results channel.
15) Label Statement - This will store the label string for
printing out at the start of an analysis or optimisation.
16) Heset Fault Indicator Statement - This will reset the fault
indicator in the program to allow later analysis or 
optimisation statements to be obeyed.
7.3.If. Exampl e of Data Processing on a Network Statement
The main flow diagram for the processing of the network
statement is shown in Fig. 7.^. In this flow diagram after a network
statement has been detected in the data the network no. is read in.
Then a search is made, in the current circuit description in the
data structure, for a bead with this network no.. The rest of
the network statement then consists of a list of sub-statements
each one of which is processed separately in the order it occurs
in this list. The sub-statement type can be recognised by the
first word of the sub-statement a6 follows :-
PAH - reset the value of a single network parameter.
CONN - reset a single junction connection on the network. 
JUNCT - set all the junction connections for the network, 
any other word(s) - network type, possibly consisting of
two words, followed by a list of network parameters.
The processing of each sub-statement for the network statement
is shown in Fig. 7.^ with an additional flow diagram in Fig. 7.5 
and also in Fig. 7*6 for the network type sub-statement.
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Syntax 
(c ircu it no.)
,1 iP -jw
Find circuit or 
set up new 
circu it, Etype: = 
-(circuit address)
Syntax
no.of connections
S U *
Econn: «(no.of 
connections) 
Epar: «O
----- d
Syntax 
( Z / /  type)
W
Compare to list 
of words for 
load typesand 
reset Etype
nâ-match
Econn:-2' 
Epar: «I 
yRtype:«Q/
Compare word 
,to list of 
network types 
and set Etype
F*~
Tee
------V»-------
Not completed
no
Compare to list 
of words for Z/X no y / S \ i  b-progranf'v.ves
Enter sub-program 
to determine
match typesand set 
Etype, Econn:*1
match S. in store witn y / *  ^s^his name?^
bead structure 
tor network
^ = 3 ITO_______ -c_ ErroJr
_______L______ __________----- T------------
Phi
T
T ransf Line CpI nc
(E rro r  exit ) c End J
/  \  /  Econn:=4 \
\ E,Mjr:- 4 /  \Epor 'a )
Syntax 
( l i n e  type)
W
match
Compare to 
words W l , Lg 
and reset Etype
N.B. l l  Etype*equivalent clrcuit% ype for network
2 )  Econn«no. of junction connections for network
3) Epor ■  no. of parameters tor equivalent circuit
4) Rtype « network type fo r sub-structure bead
5) Rpar “ no- of parameters in sub structure bead
;.'
Fig.7 .5 .-Flow Diagram for Determining Bead Structure from Network Typg
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Fig.7.6 .-Flow Diagram for Setting up Bead 
Structure for Network
7. 20-
For the network type sub-statement, Fig. 7.5» the following 
is set up from the network typo word(s)
equivalent circuit type no. for U3e in the analysis
no. of junction connections for the network
no. of parameters in its equivalent circuit
network type no.
no. of parameters for the network type 
The required values of some of these variables is given in Table A.5* 1» 
A.5.2 or A.5*3 • Once these parameters have been determined 
then the flow diagram in Fig. 7.6 will eliminate the present 
network bead structure, if one is present for the network. Then 
a new network bead structure will be set up for the new network 
type and the list of parameter values read in from the data and 
stored in the network bead structure.
7.3.5. Check Circuit Description
Before an analysis it is necessary to »-heck the circuit 
topology to be analysed to ensure that it is sufficiently defined 
for an analysis. The circuit checks are carried out in the 
CHCIT procedure as follows
1) Snter the procedure CHCIT(bead) with the address of 
the circuit bead structure in 'bead*.
2) Locate the circuit bead on the circuit ring to ensure 
that it is defined as a circuit and print out the 
message <** CIRCUIT> and the circuit no.
3) Loop around the junction ring on the circuit and 
set the variable no. for each junction bead to zero 
and ensure that a junction type has been set for each 
junction.
k ) Set the no. of junctions in the circuit bead.
5) Loop around the network ring on the circuit and
ensure that every junction connection has been set.
Also, for each network, sot bit i in the network 
connection type in the network bead, Fig. 6.11, to junction 
connection type for the i th junction connection on the
network bead for all the network junction connections.
For each network the sub-program call in the network 
bead is set to 1 if the network includes a sub-structure 
bead.
.6) Loop around the pox’t ring and set the variable no. in 
the junction connection on each port to the port no., 
i.e. the position in the port ring. Also set bit i in 
the connection type in the circuit bead, Fig. 6.10, for 
type of junction connection on port i for all port6.
7) Insert the no. of ports in the circuit bead.
8) Check the no. of ports as >0 and (n.b. this limit of 
3 can be adjusted by altering the matrix sizes set up 
in the program ).
9) The variable no. is set to zero in a counter and a step
is made around each junction in the junction ring in turn. 
For each junction bead, if the variable no. is empty, 
then the variable counter is incremented by one and the 
variable no. in the junction set to this variable counter 
no.. Otherwise the junction is connected to a port and the 
variable no. in the junction bead is increased by the 
difference between the no. of junctions and no. of ports 
in the circuit. In this way the junctions assigned as 
ports are placed in the bottom right of the mixed matrix 
during an analysis.
10) Loop around the network ring and if any of the networks 
point to a sub-circuit for the network description then 
enter the procedure C1ICIT recursively to check these 
sub-circuits.
7.3*6. Check Data for Analysis
/
The procedure CHOrTS(optim) is entered, for a simple 
analysis, with optim set to false and it will check that sufficient 
additional information has been supplied for the analysis as follows :
1) Check that at least one characteristic impedance is present
2) Check that a frequency list is present for the analysis.
3) Chock that an output options list is present for the result
*0 Check that both the port no.s for all the output options
are acceptable.
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7 . h . CIRCUIT ANALYSIS 
7.^.1. Introduction
During the Read Data segment of the program the data is 
read, stored and checked and on leaving the Road Data segment the 
data structure is ready for an analysis and contains
1) A number of circuit descriptions with the circuit to
be analysed pointed to in address 3 in the data structure.
2) A ring of characteristic impedance beads.
3) A frequency list for the analysis.
k ) An output options list for the results to be included 
in the table of results.
From this information the Circuit Analysis segment will analyse 
the circuit at each frequency in the frequency list in turn to give a 
line of results, in a table, for all the output options included 
in the output option list. The Circuit Analysis segment will also 
carry out an optimisation, if location 10 in the data structure is 
not set to zero, but this will be described in chapter 10.
The flow diagram for the Circuit Analysis segment is 
shown in Fig. 7.7. Initially the arrays are set up to hold the 
results of the analysis as follows
array KIXZY( , ) - for the mixed matrix of the circuit.
array SPAR( , ) - for the power scattering matrix for 
the circuit.
array Z0( ) - for the characteristic impedances for
the circuit.
On the results channel the label string is first printed out followed 
by the table headings for all the results in the output options list. 
Then the first bead in the frequency list is selected and the first 
frequency in this bead selected. An analysis is then carried out at 
thi6 frequency and the results given in the output options list 
are printed, with the frequency, in the next line in the table of
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Fig .7.7.- Flow Diagram for Analysis 
in M ICRQ 3 Program
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results. The next frequency in the current or next frequency bead 
is selected and the process repeated unless the last frequency has 
been used.
7.if.2. Cir'-nit *Tvi1ysir, Procedure
The flow diagram for procedure ANALY3(hcit,juncts,ports,AAMIX), 
Fig. 7.S, is entered with
Initially in this procedure the following arrays are set up
1) array MATRIX( , ) - for the full mixed matrix for the circuit
2) array BUF( , ) - for the buffer mixed matrix for each network
3 ) inteper array ROW( ) - for the equivalent row/column in
the full mixed matrix for each row/column 
in the buffer mixed matrix.
The objective of the circuit analysis in procedure AÎJALYS 
is to generate the full mixed matrix for the entire circuit in 
array MATRIX. Initially this matrix is set to zero and then the 
mixed matrix for each network in the circuit in turn is set up 
in array BuF and added to the appropriate positions in the full 
mixed matrix in array MATRIX. Then the internal junctions are 
eliminated from the full mixed matrix in array MATRIX to leave 
the mixed matrix of the circuit between its external ports. This 
is then transfered into the array KIXZY. Finally, if a sub-circuit 
is not being analysed, the characteristic impedances for the circuit 
are calculated and stored in array ZO and the mixed matrix for the 
circuit in array MIXZY is converted into the power scattering matrix 
for the circuit in array SPAR.
heit = address of circuit bead structure to be analysed 
juncts = no. of junctions in circuit 
ports = no. of ports in circuit
AAMIX = array for the resulting mixed matrix for the circuit
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Fig. 7 .8.-Flow Diagram for Circuit Analysis 
in M ICRQ3 Program
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\ ixod ’/.a trices for Networks
To set up the mixed matrix for each network it is necessary 
to first form the equivalent circuit parameters for the network, 
if necessary, and then set up the mixed matrix for the network 
from the equivalent circuit parameters.
7.^.3.1. Equivalent Circuit for Network
If the sub-program entry in the network bead is non-zero then 
the network has a sub-structure bead which has not as yet been formed 
into the equivalent circuit parameters for the current frequency.
In this case the equivalent circuit parameters must be derived and 
inserted in the network bead. If the sub-program reference in the 
sub-structure bead is empty then the equivalent circuit can be 
formed from the main program, i.e. for a simple transmission or 
coupled pair of lines. Otherwise the sub-program refered to, as 
a completely separate program in the computer store, is used to 
form the equivalent circuit parameters in the network bead from the 
network type and parameter list in the network sub-structure bead.
7.b.J>.2. Fixed Katriccs from Equivalent Circuits
Once the equivalent circuit for the network has been formed 
it is an easy matter to form the required mixed matrix from the 
equivalent circuit . This process is shown in Fig. 7.9 for each 
network type as follows :-
1) Sub-circuit - enter the circuit analysis,procedure ANALYG, 
recursively to generate the mixed matrix for the 
circuit. Adjust the mixed matrix type to the connection 
type for the circuit,if necessary, using exchange 
of the appropriate variables in the mixed matrix.
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pig- 7.9 - Flow Diagram for Setting up Mixed Matrix for Network in MICRQ3 Program
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2) Load - set up the impedance/admittance for the load.
3) Series Z/Y - calculate the impedance/admittance of the
Z/Y and set up the nixed matrix from this (Table 2.7 ) 
Shunt Z/Y - as for Series Z/Y.
5) Tee - set up the impedances for the two Z/Y's in the Tee
and from these set up the Z matrix for the Toe 
(Table 2.7 ). Exchange variables in the Z matrix to 
obtain the required mixed matrix.
6) Phi - as for Tee except that the admittances for the two
Z/Y's in the Phi are set up and then the Y matrix 
for the Phi.
7) Transformer - set up mixed matrix as in Table 2.10.
8) Line - adjust the characteristic impedance and propagation
constant for the line as necessary, depending on the 
line sub-type, and set up the wave scattering matrix 
for the line. Transform the wave scattering matrix 
into the required mixed matrix using procc-duro STOZY.
9) Coupled Lines - set up the mixed matrices for the even
and odd modes on the lines separately, as for a 
normal line, using the connection type for the 
first two junction connections only. Then set up 
the *f-port mixed matrix from these two mixed matrices 
and exchange variables to obtain the required mixed 
matrix.
10) Scattering Parameters - transform to the required mixed
matrix ( section 2.^.5*1 )
11) Z Matrix - convert to the required mixed matrix.
12) Y Matrix - convert to the required mixed matrix.
7•it■•,^• Variable Elimination and Equation Solution
The elimination of the internal variables, section 3*3t and 
the solution of a set of linear equations, section 3*2, were both 
carried out in the program in
procedure CKPXEQ(AA, elirn,rows, cols,bncksb,BB);
This procedure was used for these two applications as described
below
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1) Elimination of Internal Variables - the matrix equation for the 
elimination is shown in equation (3.10) md the procedure CMPXEQ is 
entered with
AA = the identifier for matrix A in equation (3.10) or 
the array MATRIX in the program, i.e. the full 
mixed matrix for the circuit 
elim = the number of variables to be eliminated in x^,
i.e. the number of internal junctions in the circuit 
rows = the number of rows in A, i.e. the total number of 
junctions in the circuit
cols = the number of columns in A, i.e. the total number 
of junctions in the circuit 
backsb = false to give no back substitution 
BB = the identifier of the matrix in which the resulting
In the elimination process row exchanges as necessary are
of rows in the matrix AA. Also a check is made for zero pivot, row 
and column multipliers. After the elimination is complete the 
reduced matrix is transfered into the array BB.
2) Solution of a Set of Linear Equations - the objective is 
to solve the set of linear equations in equation (3 *3 ) to give 
the result in equation (3*^). To do this the procedure CMPXEQ 
is entered with
AA = the identifier of the matrix containing both A and B,
reduced matrix, A in equation (3.1 2 ), must be 
placed. This is the array KIXZY in the program for 
the mixed matrix for the circuit.
(7 • 1 )performed using the SPB program * to swap the pointers to pairs
equation (3.3)»in the form [AiB]
cols = no. of columns in [A;B]
backsb = true to include a back substitution on all rows
of [A;B]
BB = the identifier of the array into which the result, 
equation (3.,0 , must bo placed
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7.k.lj. Exchange of Variables
The objective of the exchange of variables, section 3.''* 
is to enable pairs of variables refering to the same junction in 
a mixed matrix in array BUF to be swapped to obtain the required 
mixed matrix from another mixed matrix which is simpler to set up. 
This was carried out in
procedure EXCHGE; 
entered with
stype = connection type for the mixed matrix in array BUF 
typeon = the required connection type for the mixed matrix
in array BU?
conn = no. of rows/columns in the mixed matrix.
The procedure EXCHGE will look at each bit in the values of 
'stype' and ’typeon' in turn for bits 1 to conn. If the values of the 
two bits are not the same then the procedure will swap the i th 
variable between the opposite sides of the mixed matrix equation in 
array BUF for the i th bit in the comparison.
7.1(.6. Convert Scatterin'- to Fixed i.atrix
To convert from wave scattering to mixed matrix, section
2 . 'U5 .2 ,
procedure STOZY(line)J
was used and this could be used in two ways as follows.
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The procedure will then convert the scattering matrix in array 
BUF into the required mixed matrix in array BUF, section 2.4.5.2.
2) Mixed i abrix for Transmission Line - the procedure SXOZY is
entered with
line = true 
conn = 2
typcon = required mixed matrix type
c(zc,zci) = complex characteristic impedance for line 
c(att,ang) = complex propagation constant for line
The procedure will then set up the wave scattering mixed for the
line and then convert it to the required mixed matrix, section 2.4.6
7.4.7. Complex 'lumber Procedures
In the MICROS program initially all the complex number 
operations were carried out using long and very slow procedures, 
Table 7.3, to do even the very simple complex number operations. 
This enabled the program to be written with ease, tested and chocked 
Then the complete source code of the program was scaned using
(7.3 7.4)suitable instructions written for the ML1 macrogenerator * ’ 
program. This replaced all the complex number procedure calls 
with the equivalent block of HEAT code using the CMPLEX program 
to carry out the complex arithmetic. In the program all the 
complex numbers were held in 4 locations as pairs of real numbers 
in store as simple identifiers or array elements. In this way 
the final comlex number operations were fast with little overheads 
in terms of time or object code. There were some rules to follow 
as follows
For the macrogenerator to be successful
1) The real part of every complex number must be an 
identifier or an identifier followed by a list of 
array subscripts with each array subscript being an 
identifier or unsigned integer.
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2) All the parameters in a procedure cell which are not 
part of a complex number must be a single identifier.
For the equivalent NEAT code to give the same results
1) All the parameters in the procedure calls must be of 
the type given in the parameter list for the procedure
2) Every complex number must be equivalent to k consecutive 
locations in the computer store.
procedure result
ZEROJ(a,ja, zero) zero:=0 if c(a,ja)=c(0.0 ,0.0; 
zero:=1 otherwise
AMAX<J(a, ja,max) max= larger of |a| or |ja|
A5SJ(a,ja,b,jb) c(b,jb):= c(a,ja)
ADDJ(a,ja,b,jb,c,jc) c(c,jc):= c(a,ja) + c(b,jb)
SUBJ(a,ja,b,jb,c,jc) j c(c , jc):= c(a,ja) - c(b,jb)
INVJ(a,ja,b,jb) c(b,jb):= c(1 .0 ,0.0)/c(a,ja)
MULTJia,ja,b, jb,c,jc) c(c, jc):= c(a,ja) * c(b,jb)
DIVJ(a,ja,b,jb,c,jc) c(c,jc):= c(a,ja) / c(b,jb)
MODJ(a,ja,raod) mod: = | c(a,ja)|
ARGJ(a,ja,arg) arg:= argument of c(a,ja) in degrees
DBJ(aija,db) db:= modulus of c(a,ja) in dB
n.b. c(x.y) is the complex number represented by the realnumbers x and y
Table 7.3. - Complex I'u-bor Procedures ’or !.ICri03
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7.5. CONCLUSIONS
In the MICR02 and MICR03 programs it was found that the 
mixed matrix analysis was much easier to organise than the 
chain matrix analysis as a path topological analysis was not 
required. The problem of setting up the various types of mixed 
matrices for all the possible n-port networks was not found to 
be very difficult as it was assumed that all microwave components 
could be broken down into a small set of equivalent circuits in 
n-port networks. Problems were met in these programs because in 
Algol 60 there is no provision for complex numbers. Thus initially 
long and slow procedures had to be used for the complex number 
operations and later replaced, in the source code of the program, 
by blocks on assembly code to make the program run efficiently.
In the MICR02 and MICRO3 programs a full syntactical
analysis of the data was included to make the programs suitable
for interactive use, chapter 8. Thus the format of the data was
more like a programming language than normal data for a program.
The procedures used for this work were translated from the
WARDEN packagi¡"‘i^ich was in Fortran, into Algol with modifications,
as necessary for the needs of the MICR02 and MICR03 programs. It
may have been better to program the whole or parts of the
programs in machine code so that the basic techniques for a full
(7 6 )syntax analysis, e.g. Hopgood' * , could be used but this was
outside the scope of this thesis. Generalised work on syntax 
analysis is also given in references 7.7 and 7.8.
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Chapter 8
In te rac tive  use of
MICRQ3 Program
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8.1. INTRODUCTION
During this thesis considerable interest was shown by 
the School of Engineering Science in the use of computer programs 
in an interactive mode so that the user of the program can use 
it on-line. Thus the MICR03 program was designed so it could 
be used in this mode. The MICRO? program can be
used on batch processing, on-line on a (remote) teletype, or 
on-line with a (remote) teletype and graphical display.
For batch processing the user could prepare his data on cards 
or paper tape. The computer would read in the data on batch and 
produce a copy of the data on the line printed with any errors 
detected in the position in which they were detected in this data.
If no errors had been detected before an analysis or optimisation 
statement then the analysis or optimisation would be carried out 
otherwise the rest of the data would be checked for errors only.
The results of the analysis or optimisation would then be printed 
out on the line printer.
In the case of the use of the program on a remote teletype 
the program was designed so that the user could type in his data 
directly on the teletype. If he makes any errors in the data then 
the program will immediately respond by printing out the message 
<•* SYNTAX ERROR -> followed by an error number and the last group 
of characters read which caused that error to be detected. The 
user would then have to refer to a printed list of the possible 
errors, for each syntax or circuit error,supplied to him to decide 
why that error was detected in the data. He could then type in 
a new statement in the data to correct that error. Once he thinks 
that he has sufficient data read into the program he can carry out
an analysis or optimisation by typing in the appropriate statement.
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If there are no errors in the circuit description or other data 
then an analysis or optimisation would be carried out and the 
results printed either on the line printer or remote teletype.
Any errors detected at this stage are printed out as the message 
<** CIRCUIT ERROR -> followed by an error number.
The on-line use of the graphical display is very similar 
to the use of the program on the remote teletype except that the 
display must be placed next to the remote teletype and the MIC3D 
version of the program used. This program will store the results 
of an analysis on a disc file and later, after an analysis, a 
statement to transfer control to the graphical display must be 
typed in on the remote teletype. Then the light pen can be used 
on the graphical display to select various results to be plotted 
in graphical form on the display from the last set of results 
stored from an analysis.
In general, in on-line work, it is very easy for the 
user to enter an initial circuit design, analyse it, display the 
results of the analysis on the graphical display and then, if the 
circuit performance is not satisfactory, to return to the teletype 
to modify the circuit to try and improve its performance.
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8.2. T E L E T Y P E  O N - L I N K
8.2.1. Objective
The objective in writing a, general computer program for 
use interactively on-line on a remote teletype could be summerised 
as follows
1) Versatility - the program should be able to handle as
wide a range of problems as possible, or practical, 
within the field defined for the application of 
the program.
2) Data Errors - all possible data errors should be detected
and trapped in the program and the details of these 
errors printed out so the user can correct them.
3) Error Correction - it must be possible to correct any
data errors on-line after they have been detected 
by the program so that the program run can be 
continued.
*+) Data Modification - it must be possible to change the
data stored by additions, deletions or modifications 
and re-analyse the circuit as many times as desired.
8.2.2. Data Processing
For the MICR03 program the syntax analysis, section 7.2, 
and the data processing, section 7 .3 » have already been described 
and this program is already well prepared for interactive use.
The facilities available in the MICR03 program already described 
include, for interactive U 6 e ,  the following :-
1) The syntax analysis will detect any syntactical error 
in the data and print out the message <** SYNTAX ERROR > 
followed by an error number and the last group of 
characters read from the data.
2) The data will not be corrupted by any error in the data.
3) Further statements in the data can add to, overwrite, 
delete or correct the data stored from previous statements.
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4) After a syntax error has been detected in the data 
the program will search for the end of the current 
statement in the data before starting to process the 
next statement in the data.
5) Before an analysis or optimisation the circuit topology 
to be analysed and the additional data stored for the 
analysis or optimisation is checked to ensure that it 
has been sufficiently and correctly defined for the 
analysis or optimisation. Any errors thus detected,
or previous syntax errors uncleared, will cause the 
analysis or optimisation to be ignored.
6) The statements in the data can occur in almost any order 
and an analysis or optimisation performed at any point.
7) Any number of completely separate circuit topologies 
can be defined in the data and stored and analysed as 
desired at any point in the data. Also any circuit can 
be used as a sub-circuit of any other circuit.
8) Facilities are available in the syntax analysis to
erase the last character group read in the data or to
abandon the processing of the current statement in the 
data.
The use of the MICR03 program on a remote teletype is not 
exactly the same as on batch processing. In the use of the remote 
teletype for the program, e.g. Table 8.1, the data starts with 
the message <** DATA* printed out on the teletype and a * on 
a new line to request more data to be typed in by the user. The 
user must then type in a line of data, as defined by the syntactical 
definition of the data in section 7*3«2. If he makes a syntactical 
error in the data then the program will print out the message
<•♦ SYNTAX ERROR-*followed by an error number and the last
group of characters read from the data. The processing of the 
current statement in the data will be abandoned and the program will 
print a <t>on a new line to request the next line of data to be 
typed in. If an error is made in typing a character group then it 
may be erased by typing a <%> immediately following it. Also,if
»* DATA
+ LABEL EXAUPLES OF SYIITAX AND CIRCUIT ERRORS IN DATA ; 
t NOT
** SYNTAX ERROR 2 - MOT 
f NET 1 SERI SRLC lf.5 0.1E-9 JUNCT 
** SYNTAX ERROR 15 - JUNCT
♦ NET 1 SERI SRLC k.5 0.1E-9 5.6E-12 JUNCT 2 3 I
♦ NET 2 LINE WL 50.0 0.3 5E9 0.1 JUNCT 1 2 ;
f NET 3 LINE WL IfO.O 0.15 5E9 0.2 JUNCT 3 ;
♦ PORTS 1 4 ;
+ ANALYSE ;
*• CIRCUIT ERROR 2 
«* CIRCUIT ERROR 21 
** CIRCUIT ERROR 22 
•* CIRCUIT ERROR 23
♦ ZO 1 SRX *tO ;
*• SYNTAX ERROR k8 - { 
t ZO  1 SRX ifO 25 5
♦ ZO 2 R 60 ;
♦ JUNCT PARALLEL 1 2 3 ‘t 5 i 
•• SYNTAX ERROR 3 ^ - 5
+ FRE^ 5 .5E9  STOPLIN 
•* SYNTAX ERROR 52 - STOPLIN 
t  FREv'i 5 .5E9 STEPLIN 1E9 10E9 STEPLOG 
•• SYNTAX ERROR 55 - STEPLOG
♦ FREQ 5 .5E9  STEPLIN 1E9 10E9 9 STEPLOG 1E6 1E12 6 1.2E9
♦ OUTPUT Z IN  CMPX
•• SYNTAX ERROR 63 - CMPX
♦ OUTPUT Z IN  1 CMPX ZIN 2 CMPX SPAR 2 1 DBARG VSWR 1 5 
f NOFAULT; ANALYSE ;
•* ANALYSIS 
•• DATA 
f  END ;
*• RUNEND
2.2E9
Table 8.1. - Data Checking in the Interactive MICR03 Program
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desired,the processing of the current statement can bo abandoned 
at any time by typing <%%> in the data.
8.2.3* Channel Assignment
In the MICR03 program 3 channels were used for the input 
and output streams for the program, excluding work files, and 
these were
data channel (input only) 
message channel (output only) 
result channel (output only)
In a versatile program for interactive use it is necessary to be 
able to assign these channels to any suitable channel number, 
including disc files, during the running of the program. Typical 
channel assignments for various modes of use of the program are 
shown below.
1) Batch Processing
data channel = card or paper tape reader 
message channel = line printer 
result channel = line printer
2) Partial Interactj.ve Work
data channel = file containing the data 
message channel = remote teletype 
result channel = line printer
The paper tape or card reader could be used for the data channel 
but for interactive work, on a time sharing computer, it is not 
normally convenient to tie up either of these two channels for 
too long. The advantage with a disc file is that it can be used 
as many times as desired and editted as required. If a graphical 
display is available then this could be used next to the remote 
teletype with the MIC3D version of the MICR03 program.
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3) Full Interactive Work
data channel = remote teletype 
message channel = remote teletype 
result channel = remote teletype
This method of interactive work is very useful to the user because
he can see his results printed out in tabular form on the teletype
after an analysis. The disadvantage of this method is that it takes
a long time to type in the data by hand and a long time to print
out the results on the teletype. During all this time the computer,
and possibly a telephone line, would have to be connected to the
remote teletype.
In the KICR03 program the data, message and result 
channel can be assigned to any suitable channel but it is necessary 
to detect, in the program,the way in which the program is being 
used and print out, on the various channels,appropriate information. 
The points included in the syntax analysis to include all these 
points are
1) A record of the input data is printed on the result 
channel provided this is not the 6ame as the data 
channel.
2) All the syntax and circuit error messages are printed 
out on the message and result channel but only on one 
channel if both of these are on the same channel.
3) After a syntax error has been .detected the program will 
set the fault indicator and start processing the next 
statement in the data. If the data and message channels 
are not the same, i.e. for batch work, the program 
will skip the data up to and including the current 
statement terminator, i.e. a <;> . Otherwise the program 
is being used interactively and it will print a <f> on a 
new line on the message channel to request the next 
statement to be typed in.
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*0 If the message and results channel are not the same, 
i.o. not for full interactive work, then a <t> is 
printed on the message channel as each line feed is 
read from the data. This will indicate that a line of 
data has been processed or as a request for the next 
line of data to be typed in.
5) Various messages are printed out on the message channel 
during a program run, section A.5-12, and these indicate 
to the user information as to the running or state of the 
program.
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8.3. USS OF GRAPHICAL DISPLAY 
8.3*1. Use of Display
The version of the MICR03 program to use the gra£>hical 
display is the MIC3D program which can be obtained by using an 
edit stream to edit the MICR03 program source code into the source 
code for the KIC3D program. This edit stream will add, to the 
MICRO3 program, code to do the following
1) Store the results of a circuit analysis on a work file
2) Add a statement to the syntactical definition of the 
data to transfer control to the Visual Display segment 
of the program,
3) Add a complete Visual Display segment to the program 
to read the results of the last analysis stored on 
the disc work file and plot graphs, as required, from 
them on the graphical display.
During a program run on the MIC3D program to display the results 
of an analysis on the graphical display it is first necessary to 
carry out an analysis on the circuit in question using a normal 
analysis statement. Then the statement <tran6fer to display» , 
i.e. the statement «DISPLAY ;> must be typed in on the teletype. 
Then control of the program is entirely from the lightpen or keys 
on the graphical display.
display to which the user must point the light pen to the desired item 
in the menu or press a key equal in number to the position of the 
desired item in the menu list. The menus, if applicable, are
on disc(channel 25).
The control of the Visual Display segment of the program
by the user is by the use of menus on the screen of the
word selected from the menu shown in this table.
displayed in order, Table 8.2, with the response for each
I
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Menu no. Words in 
menu
Response Next menu
1 DATA transfer to Read Data segment teletype
PLOT plot new graph 2
PLOT ADD add another graph to present ones 3
DUMP dump graphs on digital plotter 1
n.b. a <•> must be typed on the 
teletype to accept the dump
2 RECT plot graph on cartesian grid 
against frequency
3
POLAR plot graph on polar grid of 
complex number over frequency 
range
3
SMITH plot graph on smith chart of 
scattering parameter (SPAR) 
over frequency range
A
3 ZY plot element in mixed matrix if
SPAR plot power scattering parameter if
ZO plot characteristic impedance 5
ZIN plot input impedance 5
YO plot characteristic admittance 5
YIN plot input admittance 5
VSWR plot V.3.W.R. (RECT grid only) 5
if 1 select port number for 5
2 option to be plotted
etc.
5 1 select port number for 6
2 option to be plotted
etc.
6 n.b. menu 6 omitted for POLAR/SMITH grid 
or VSWR option
7
REAL plot real part 7
IMAG plot imaginary part 7
MOD plot modulus 7
ARG plot argument (degrees) 7
DB plot modulus (dB) (SPAR only) 7
7 empty plot graph on screen or 
add to graphs at present on screen
1
Table 8.2. - Menus Used on Graphical Display for KIC3D program
-  8 .11  -
After the grid type and graph to be plotted has been 
selected from the set of menus, Table 8.2, the required graph, 
with automatic scaling of the grid, is plotted on the display. Also 
included is the title of the graph, i.e. the graph no. followed 
by the option being plotted, and the label string from the data 
given in the last <label statement» . After this the program returns 
to menu 1, Table 8.2, where the user may return control to the 
teletype, plot another new graph, add another graph onto the 
same grid ( up to 5 craphs only ) or dump the graphs at present 
on the display onto the digital plotter to obtain a hard copy of 
the graphs. If the DUMP option is chosen then first the message 
<*•> is typed on the teletype after which the user must type in a 
< .> . Then the message <** DISPLAY DUl!P> is typed out and the 
message <** 1SHD DUI!P> when the dump is complete.
8.3.2. Results on Graphical Display
Plate 8.1 shows the graphical display next tc the
remote teletype and Plate 8.2 shows the graphical display in use. 
Plates 8.3, 8.4 and 8.5 show the results of an analysis on a phase 
shifter on a rectangular grid, smith chart and polar grid 
respectively. Plates 8.6 and 8.7 show the results of an analysis 
of a non-contacting coaxial short circuii on a rectangular and 
smith chart grid respectively. On 8.3 to 8.7 the format on the 
display consists of a label string at the top of the picture.
Below this is a list of up to 5 graphs at present displayed. For the 
graphs the scales are automatically set for the graphs (except for 
a smith chart) and a number is printed on the end of each graph to 
indicate its number. The menus are displayed on the right hand
side of the screen. .
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Plato 8.if. - Phase Shifter Results of Scattering Parameters 
11. 1Z and 22 on a Smith Ohart
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Plate 8.5« - Phase Shifter Results of Scattering Parameters
11, 12 and 22 on a Polar Grid
Plate 8.6» - Short Circuit Results of Input 
VSWR on a Rectangular Grid
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Plate 8.7. - Short Circuit Results of Scattering 
Parameter 11 on a Smith Chart
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8.4. THE COMPUTER FOR INTERACTIVE WORK
The type of use of the computer during interactive use 
of the computer for circuit analysis are as follows :-
1) Very little processor time but a large amount of real 
time is used whilst the user types in his data.
2) The processor is used very efficiently whilst the 
computer carries out the circuit analysis.
3 ) Ho processor time is used, but a large amount of real 
time is used, whilst the user decides what to do next.
4) Go back to 1).
On interactive work it is quite common for the user to use one 
hour or more on the computer in terms of real time but possibly 
less than one minute or less processor time. Thus it is absolutely 
essential that the computer can do other work at the same time. 
Otherwise interactive use of a computer would be out of the 
question for this type of work due to the excessive cost.
To summarise, the main points in selecting a suitable 
computer for interactive work are :-
1) Possible use in a multi-programming mode so the 
central processor can do other work at the same time.
2) Possible use in a multi-access mode where the core 
store can be used by other uses at the same time.
3) Dynamic allocation of core store as required or as 
demanded by each user.
4) A good executive program to assist in the writing 
of interactive programs.
5) A computer programming language which is easy to
use, e.g. Algol or Fortran, with additional facilities 
( in fast and efficient procedures ) for syntax analysis, 
channel allocation, data structure, real time program 
interrupts, etc..
6) Immediate response from a remote terminal.
7) If a telephone line has to be paid for then its cost 
must be minimised.
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The computer used at the University of Warwick during 
the period of the research was an Elliott ^130, used for 
interactive work on the DES2 time sharing multi-programming system. 
This was better than the use of a dedicated machine for interactive 
work but was far from ideal. The main problems were :-
1) A slave of a given core size and a number of peripheral 
devices had to loaded manually for the interactively 
work.
2) The core size of the slave could not be changed once 
loaded.
3) A multi-programming mode was possible but not a 
multi-access mode.
*+) The executive program for the system was not designed 
for interactive programming on a remote teletype.
5) A suitable interactive programming language was not 
available for this machine.
During the final year of this thesis the SIGMA5 computer became 
available in the School of Engineering Science. This computer, if 
it had more core store, would be more suitable for interactive work but 
there was not time in the course of this research work to look into 
this. Also there is more and more interest in the use of computers 
for interactive work as time proceeds and to meet this demand better 
and better computers will be developed for this application.
Many computers now have visual displays of some kind. The
one on the Elliott ^130 was a refresh type of visual display where
the picture has to be continually redrawn and a display file has
to remain in the computer core store all the time the display was
being used. This type of display was convenient to use because a
light pen could be used but it is very expensive to U6e in terms of
running costs. Some computers are now supplied with storage tube
displays, e.g. the SIGMA5, where the picture only has to be drawn
once. The advantage of this is that the computer can be used in a
multi-access mode and crosshairs and joystick may fulfill the 
function of the light pen.
Microwave Components in 
Circuit Analysis Program
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In thiE theeis, so far, only R, L, C, transmission lines 
and coupled lines have been included in the computer programs for 
the Computer Aided Design of Microwave Circuits. It could hardly 
be said that these components form the basis for a true microwave 
circuit. In practice microwave circuits may include a wide range 
of microwave components, e.g. waveguideiof various types, circulators, 
isolators, aerials, etc., and the components so far included in 
the programs could only be used as an equivalent circuit for these 
components often at one frequency point only. In practice the 
number of microwave components which could be used in a microwave 
circuit run into many hundreds and each component has a complex 
set of equations to derive its equivalent circuit with many of them 
including elliptic integrals, bessel functions, summations of 
series to infinity, etc.. Even though research work to include 
a number of these components in a computer program would be 
extremely useful there is not sufficient time in this thesis 
to look into this problem except in so far as to suggest how it 
could be tackled.
The HICH03 program was designed for its possible extension 
for microwave components, of a complex nature, by designing the 
bead structure in the data structure for each network, section 6.3.3 , 
in two parts as follows
1) The main network bead holding the data and connections 
for the equivalent circuit, as an n-port network, for 
the network.
2) The network sub-structure bead holding the data for the 
microwave component, e.g. the dimensions of the 
component.
9.1. INTRODUCTION
Thus, during an analysis, the data for the microwave component in
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in the network sub-structure bead is first translated into the 
data for the equivalent circuit in the main network bead. Then 
the circuit analysis is carried out entirely on the equivalent 
circuit of the microwave circuit.
It is possible to include blocks of code in the program 
to tranform the microwave components into their equivalent circuits 
but the number of microwave components would soon make the program 
far to large to handle and most of the program, about 90%,would 
not be used for a given circuit. Thus it was decided that the 
code to generate these equivalent circuit*would be best contained 
in separate sub-programs and only the sub-programs required for 
a given microwave circuit would be loaded into the computer core
store
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9.2.1. General Principles
The sub-programs to translate a microwave component into 
its equivalent circuit should be supplied with 3 possible entry 
points as follows :-
Entry
0 check if the network sub-type is in the program and
determine the sizes required for the network bead 
structure for this microwave component
1 calculate the parts of the equivalent circuit
which are not a function of frequency
2 complete the equivalent circuit for a point frequency 
The equivalent circuit for a given microwave component could be 
independant of frequency or it could be obtained only from a very 
complex 6et of equations some parts of which may be independant of 
frequency. Thus it is best to calculate the parts of the equivalent 
circuit which are independant of frequency once only, particularly
if they are complex functions.
In the MICR03 program some experimentation with sub-programs 
was carried out, with all the programs in Algol, but Algol 
on the Elliott ^130 computer was never designed for such an application 
and the results were not satisfactory. It took a long time to 
•fiddle'the use of Algol, with blocks of NEAT, to make this work 
for some cases.
9.2.2. Entry 0 - Check Network Type
During the syntax analysis of the data in the MICR03 program
9.2. SUB-PROGRAMS FOR MICROWAVE COMPONENTS
it is possible that a network type sub-statement, section 7.3*2, 
may have a network type word that is not acceptable within the
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MICR03 program itself. In this case it is necessary to see if 
this netv.'ork type is contained in a sub-program. For this
case the format for the network type in the data would consist 
of 2 words as follows :-
<net type word(s)> ::= <sub-prog namexnet sub-type>
In this case the MICR03 program would check to see if the program 
with the name <sub-prog name> is in the computer core store or can 
be loaded into the core store. If it is then this program is 
then entered at entry 0,with the data structure set as in Table 9*1» 
to see if the <net sub-type> is acceptable for a network type 
within this program. If it is then the sub-program will return 
to the main MICR03 program giving the data, Table 9»1* for the 
bead structure for the network to be set up and the parameters 
for the network to be read into the sub-structure bead, Fig. 7«5«
Address in 
array 1ST Entry to sub-program Return form sub-program
10
ref. to sub-program
network type no.
1 1 no. of parameter for network
12
network sub-type word
equivalent circuit, type no.
13 no. of junction connections
1** 0 no. of parameters for 
equivalent circuit 
(if ^ 0 then syntax error)
Table 9.1. - Data Structure for Entry 0 to
M i c r o w a v e  c o m ponent S u b - p r o g r a m
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to the main MICR03 program giving the data, Table 9-1, for the 
bead structure for the network to be set up and the parameters 
for the network to be read into the sub-structure bead, Fig. 7.5»
Address in 
array 1ST Entry to sub-program Return form sub-program
10 network type no.
1 1
ref. to sub-program
no. of parameter for network
12
network sub-type word
equivalent circuit, type no.
13 no. of junction connections
14 0 no. of parameters for equivalent circuit 
(if 40 then syntax error)
Table 9.1. - Data Structure for Entry 0 to
Microwave component Sub-program
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9.2.3. Entry 1 - Intermediate i-iornlts for Equivalent Circuit
The objective of this entry to the sub-program for a 
microwave component is to calculatei from the parameters in the 
sub-structure bead, the parts of the equations for the equivalent 
circuit for the microwave component which are not a function of 
frequency. This entry to the sub-program could be used in two 
ways as follows :-
1) Directly for the Equivalent Circuit - If the equivalent 
circuit parameters are not a function of frequency then 
the equivalent circuit parameters would be derived 
directly and stored in the main network bead. The sub-program 
entry in the bead structure for the network would then
be set to zero. The equivalent circuit would not then be 
derived again unless a component value in the network 
sub-bead is changed.
2) Indirectly for the Equivalent Circuit - If the functions 
for the equivalent circuit are a complex function of 
frequency then this entry point in the sub-program could 
be used to derive the parts of these functions which are 
not a function of frequency and store them in the network 
main or sub-structure. After this the sub-program entry 
in the bead structure is set to 2 so that these parts of 
the functions for the equivalent circuit are not calculated 
again. Finally entry 2 in the sub-prograrn is also entered.
The setting of the Data structure before an entry to the sub-program
for entry 1 and 2 is shown in Table 9.2.
9 , 2 . k . Entry 2 - Complete Equivalent Circuit
This entry to the sub-program is used to complete the 
equivalent circuit after entry 1 (part 2 in section 9-2.3) in the 
main network bead. The parts of the equivalent circuit which are 
only applicable at one frequency point will be derived in this 
part of the sub-program.
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Address in
array 1ST Entry to sub-program Return from sub-program
10
reserved for 
optimisation
reserved for 
optimisation1 1
12
13 address of equivalent 
circuit parameters
1^ address of microwave 
component parameters
Table 9.2. - Data Structure for Entry 1 and 2 to
Hicrowave Component Sub-orogram
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9-3. PHOBLKKS OF INCLUDING MICROWAVE COMPONENTS
During the course of the reseach work some time was spent 
on investigating the theory of microwave components and considering 
how a wide variety of microwave components could be included in 
a circuit analysis computer program including optimisation. The 
main difficulty involved was the complexity of the theory of some 
of the microwave components and the equations for their equivalent 
circuit parameters. Often the equations would take a large amount 
of core store in the computer and a large amount of computer time 
to evaluate often involving summations to infinity, bessel functions, 
elliptic integrals, etc.. All these functions would have to be 
programmed and entered in the computer program for analysis. Often 
it would take longer in computer time to derive the parameter values 
for an equivalent circuit for a microwave circuit than to analyse 
that equivalent circuit. In practice there may be several ways to 
derive the component values for an equivalent circuit e.g. a rough 
equation to give a fast but approximate value, a complex equation 
to give an accurate value but it will take a long time to evaluate, 
a relaxation method to Bolve a field pattern in a component which 
will take a very long time to evaluate, etc.. Thus it may be 
necessary to select a  suitable method considering that most users 
would expect a computer program to give a very accurate result but 
remembering that these users would not be willing to pay too much 
for a n  analysis.
In a  computer program for the analysis of microwave circuits 
it is necessary to derive the equivalent circuit from the physical 
dimensions and properties of the microwave component. Thus the 
program would have to check these items to ensure they are 
acceptable and that the equations for the equivalent circuit
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are correct for the order of these parameters. Often an equivalent 
circuit component values will only be correct at one frequency 
point or over a limited frequency range. Thus it would be necessary 
to check the validity of the equivalent circuit at each frequency 
point and to generate a new equivalent circuit as required for 
each new frequency point.
In practice the designer of a microwave circuit may first 
design a rough approximation to the circuit he requires. Then he „ 
would analyse the circuit to give its performance and then adjust the 
equivalent circuit parameters, either manually or automatically 
in an optimisation, to try and improve the circuit performance.
He would then try and set the dimensions of his microwave 
components to give this new equivalent circuit. This method 
would be fast in terms of computation time but it would be 
necessary to include procedures in the program for the generation 
of the microwave component dimensions from the equivalent circuit as 
well as the generation of the equivalent circuit from the 
microwave component dimensions.
The result of the preliminary work done on including 
microwave components in an analysis program was to realise the 
complexity of the problems involved. Unfortunately there was not 
eufficieht time in the course of the research work to complete thi6 
work as it would have taken at least a year to complete. In fact 
it could constitute a Ph. D. thesis on its own. In section 9.^ 
u brief outline of the microwave components which could be included 
in microwave component sub-programs has been given with some of 
the problems involved. The techniques for writing these sub-programs 
were investigated but no sub-programs were actually written.
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9.^.1. Rectangular Waveguide, Program WGRECT ( Table 9*3 )
The basic theory behind rectangular waveguide is well
described by Collin^* "*^^191 and Marcuvitz^*^ p57. The
important point to note is that in general the wave impedance and
propagation constant for the guide are both complex numbers to
include losses in the walls and dielectric for the waveguide.
Recently waveguides have been used below cut-off in the evanescent 
(9.22)mode, Craven and thus it is necessary to provide an equivalent
circuit for the waveguide which is applicable below as well as 
above cut-off. A waveguide section would normally be considered 
as an equivalent length of transmission line and it is necessary 
to define some characteristic impedance for this line. This value 
is fairly arbitary provided it is consistent for all sections of 
the waveguides in the circuit or if suitable transformations between 
sections are included. It may be convenient to Bupply facilities 
for higher order modes in the rectangular guide, above H1Q, but 
these would rarely be used.
There are numerious discontinuities used in rectangular 
waveguide, e.g. step in guide height for transformers, windows 
or posts to form filters, etc., and it is necessary to supply 
equivalent circuits for these. These discontinuities are described 
by Marcuvitz^*®^ and their equations derived. The boundary conditions 
for these discontinuities can usually be satisfied by the summation 
of a number of higher order modes. The discontinuity equations 
are complex but only involve usually about 3 or 4 terms in the 
summation series.
9.^. KICHOV/AVK COMPONENT SUB-PROGRAMS
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Network
sub-type Network Ref.
Para­
meters
No. of 
conns.
Equiv. 
cit. type
H10 H10 propagation in 
lossless guide
9.10
pl89
a,b,l,ér 2 LINE
H10L H10 propagation with 
losses in guide walls
9.10
pl89
a,b,l,€r,
G*
2 LINE
H<raxn> H«mxn> propagation in 
lossless guide
9.10
P189
a,b,l.€r 2 LINE
E<m><n> E<ra>*n> propagation in 
lossless guide
9.10
pl89
a.b.l.e^ 2 LINE
ESTEPS E plane STEP in guide 
Symmetric case
9.8
P307
Ia,b 9 b 1 C
ESTEPA E plane STEP in guide 
Asymmetric case
9.8
p308
•a,b,b 1 C
HSTEPS H plane STEP in guide 
Symmetric case
9.8
p296
•a,b9a 1 L
HSTEPA H plane STEP in guide 
Asymmetric case
9.8
p298
ia,b, a 1 L
CAPWF2 CAPacitive Window 
thin of 2 obstacles
9.8
P218
•a,b,d ,d 1 C
CAPWF1 CAPacitive Window 
thin of 1 obstacle
9.8
p219
ia,b,d 1 C
CAPOFS CAPacitive Obstacle 
thin Symmetric
9.8
p221
•a,b, d 1 C
INDWFS INDuctive V/indow 
thin Symmetric
9.8
p221
•a,b, d 1 L
INDWFA XNDuctive Window 
thin Asymmetric
9.8
p22*t
•a,b,d 1 L
INDOFS INDuctive Obstacle 
thin Symmetric
9.8
p227
ia, b, d 1 L
CAPWT2 CAPacitive Window 
Thick of 2 obstacles
9.8
P2*t8
«a,b,d , 1 2 PHI C L
CAPWT1 CAPacitive Window 
Thick of 1 obstacle
9.8
p252
1a,b,d y1 2 PHI C L
CAPOTS CAPacitive Obstacle 
Thick Symmetric
9.8
p252
•a9byd 91 2 PHI C L
INDWT2 INDuctive Window 
Thick of 2 obstacles
9.8
P255
ta,b,d 91 2 TEE L C
Continued on next page
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Continued from last page.
Network
sub-type Network Ref.
Para­
meters
No. of 
conns.
Equiv. 
cit. type
INDWT1 INDuctive Window 
Thick of 1 obstacle
9.8
P256
fa,b,d , 1 2 TEE L C
INDOTS INDuctive Obstacle 
Thick Symmetric
9.8
p257
a,b,x,d 2 TEE L C
H.B. I)ln all cases except for H<m>ei> or E<mxn> H10 
propagation is assumed in the waveguide.
2)For H10 or H10L components the characteristics of 
the waveguide below cutoff may be included.
Table 9.3« - Possible Network Sub-types for Rectangular 
Waveguide Sub-program, WG5ECT
Network
sub-typo Network Ref.
Para­
meters
No. of 
conns.
Equiv. 
cit. type
H <mxn> H<m><n> propagation in 
lossless guide
9.1C 
p197 R.l.6r
2 LINE
E<mxn> E<mxn> propagation in 
lossless guide
9.10
p197 R.i.er
2 LINE
H <m><n> L H«mxn> propagation with 
losses in guide walls
9.1C 
p197 o '
2 LINE
E<m><n> L E<in*n> propagation with 
losses in guide walls
9.1C 
p197
N * 1 16 ,^ 2 LINE
INDWFA INDuctive Window thin 
and Annular, mode
9.8
p247
R,r,d 1 L
CAPOFA CAPacitive Window thin
and Annular. mode 01
9.8
p2^8
R,r,d 1 C
INDWTA INDuctive Window Thick 
and Annular, H.„ mode
9.8
p273
R , d, t 2 TEE L C
RESOTA RESonant Obstacle Thick
and Annular. H„„ mode 11
9.8
P275
R,r,d', • • 
d
2 TEE SRLC X
N.B. 1) For H<n>*n> , Ecmxrv , H<m*n> L or Eimxn^L components 
the characteristics of the waveguide below 
cutoff may be included.
Table 9.*». - Possible Network Sub-types For Circular
Waveguide Sub-program, WGCIRC
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The basic theory behind circular wavguide is well
described by Collin pig7 and Harcuvitz^*^ p66. In the
case of cicular waveguide it is necessary to consider far more
modes of propagation. In the case of rectangular waveguide usually only
mode is used but for circular waveguide it is common to use
the E_„ and H„„ mode and in the case of the H„. mode it is also 
01 11 11
necessary to consider the orientation of that mode in the guide.
For the circular waveguide most of the points for the rectangular 
waveguide, section 9.^*1* still apply. The main difference in the 
equations for its equivalent circuit is that the circular symmetry means 
that in addition bessel functions are also included in these 
equations.
9.^.3. Coaxial Line, Program COAX ( Table 9.5 )
The basic equations for coaxial line are very simple and
easy to implement as normally only a TEM mode of propagation is
(9 8)used. Discontinuities effects are described by Marcuvitz'** and 
(9»13)King . Here again due to the circular symmetry of the problem
bessel functions and summations of series are involved for these 
discontinuities.
S .U .k » Two Wire Dine. Program WIRE2
9.^.2. Circular Waveguide, Program WGCIRti ( Table 9.k )
The two wire line is an important component used mainly 
for radio communications below the microwave region. The two 
wire line and some of its discontinuity effect are described by
(9.13)King .
9.13
Network
sub-type Network Ref.
Para.
meters
No. of 
conns.
Equiv. 
cit. type
LINE TEM mode line a,btll
^r
2 LINE
LINEL TEN mode line with 
losses in walls and 
dielectric
a,b,l,
Ér,tanS
2 LINE
STEPI STEP on Inner 
conductor of line
9.8
P310
ta,b,b 1 C
STEPO STEP on Outer 
conductor of line
9.8
P311
ta,b,a 1 C
CAPGT CAPacitive Gap 
Termination of line
9.8
p178
a,b,d 1 c
CAPDFI CAPacitive Disc thin 
on Inner
9.8
P229
1a,b, d 1 c
CAPDFO CAPacitive Disc thin 
on Outer
9.8
P23't
1a,b, d 1 c
SQI Square Inner and 
circular outer
9.21
P95
a,b,l,
€r
2 LINE
SQO SQuare outer and 
circular inner
9.21
p95
a (b(l,
€ r
2 LINE
SQ10 SQuaro inner and 
outer
9.21
p95
a.b.lf
Sr
2 LINE
RECTIO RECTangular Inner and 
Outer
9.21
p98 c. ' 'e.,a ,b
2 LINE
N.B. 1) TEM mode propagation is assumed in all 
the cases listed above.
Table 9.5. - Possible Network Sub-types for Coaxial 
Waveguide Sub-program, COAX
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The main advance in the field of microwave circuits
over the last 10 years has been in the production of microwave
circuits in the form of Microwave Integrated Circuits using
Microstrip lines. Thus it would be essential to include microstrip
lines in a program for the analysis of microwave circuits. The
characteristics of the basic microstrip line on a dielectric
substrate are normally solved using the method of conformal
(9 1*f)mapping e.g. Ramo et. al. * . The original work in this field
was carried out by Wheeler ani^  9.2^) an£j by Assadourian
and Rimaif^*^^ for a finite strip thickness. Another important 
component in microstrip line is the coupled lines. For this case 
it is necessary to derive the odd and even mode impedances for 
the coupled lines using conformal mapping as for a single line. 
Coupled lines were included in the MICR03 program but only so far 
as including them in terms of their odd and even mode line 
parameters.
Some microstrip discontinuities have been characterised 
but only by a very approximate method and there is still a lot 
of work to be done in this field.
9.1*.6. Tri plate. Program TRIPLATE ( Table 9*7 )
The components in triplate, developed before microstrip, 
are similar to the raicrostrip components but it is much simpler 
to derive their equivalent circuits due to the simpler form of the 
problem with two planes of symmetry instead of one. The basic 
equations for the impedance of a triplate line is obtained by 
the process of conformal mapping and the solution gives an equation
9.^.5* Microstrip, Program MICBTRIP ( Table 9.6 )
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network
sub-type Network Ref.
Para­
meters
No. of 
conns.
Equiv. 
cit. type
STRIPF STRIP thin on 
dielectric base
9.21
P135
h,w,€r 2 LINE
STH1PT STRIP Thick on 
dielectric base
9-21
P135
h,w,£ , 
t r
2 LINE
CPLINE CouPled LINE with 
thin strips
9.21
p133
pl49
h»w ,w2
s,€1 r
4 CPLINE
Table 9.6. * Possible Network Sub-types for lliccostrip 
bine Sub-urogram, lilCSTRIP
Network
sub-type Network Ref.
Para­
meters
No. of 
conns.
Equiv. 
cit. type
STRIPF conducting STRIP thin b.w»er 2 LINE
STRIP! conducting STRIP Thick 9.21
P117
b,wt € yt r 2 LINE
CPLINE CouPled LINE with 
thin strips
9.21
P129
b,w ,w , 
B*£r
4 CPLINE
GAP GAP in inner strip 9.21
p138
b «w » »
s
2 PHI B B
Table 9.7» - Possible Network Sub-types for Triplate 
Line Sub-prorran, TRIPI.ATS
Network
sub-typo Network Ref.
Para­
meters
No. of 
conns.
Equiv. 
cit. type
S<n>L<l> 1 entries of S matrix 
of size n x n  for char, 
imped. Z at frequency 
point f.°
f’V
S matrix
n SPAR
Y<n>L<l> 1 entries of Y matrix 
of size n x n at 
frequency f.
f,
Y matrix
n YPAR
Z<n> L<1> 1 entries of Z matrix 
of size n x n at 
frequency f.
t,
Z matrix
n ZPAR
Table 9.8. - Possible Network Sub-types for Matrix 
Table Sub-program, TABLE
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. (9-10)in terms of elliptic integrals, e.g. Collin p137 and
Black (9.26)
Some triplate discontinuities have been characterised in 
triplate e.g. Oliner^* ^  ^  .
9.^.7. Table of Parameters, Program TABLE ( Table 9.8 )
It is often necessary to carry out measurements on a 
microwave component when it is impossible or too difficult to 
characterise that component mathematically from its physical 
dimensions. Thus there would have to be facilities in the 
computer program to read in sets of results. For microwave 
components these measurements would normally be in terms of the 
scattering matrix of the microwave component at a set of 
frequency points. It would thus be necessary to read in this table of 
scattering parameters, store in the computer store,and,for 
an analysis,to interpolate this table to obtain the scattering 
or other matrix at the frequency point defined for analysis.
The problem here is that the table often would have a large number 
of entries and it could take up a large amount of computer store.
- 9.17 -
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Chapter IO
Optimisation in Microwave 
Analysis Program
10 .1
10.1 . introduction
This chapter describes the facilities for optimisation provided 
in the MICRO} program. In this program all the data statements, 
data structure and circuit analysis were supplied for optimisation 
but the optimisation packages themselves, i.e. to vary the parameters 
in the circuit for the optimisation, must be included in programs 
completely separate from the MICR03. In this way it is possible to 
experiment with various optimisation sub-programs without altering 
the main program. Due to the lack of time available in the course 
of the research work for this thesis it was not possible to carry 
out a complete study of all the optimisation methods available 
to select the best one(s) for the optimisation of microwave 
circuits. At least the MICRO} program has been prepared for this 
work which could be carried out by another research student.
In the MICRO} program the objective of including facilities 
for optimisation vas to define :-
1) A set of parameters in the circuit to be varied during 
tb-» optimisation with each parameter assigned an optional 
lower and upper bound.
2) A set of desired circuit performance values, with optional 
weighting factors, at a set of frequency points. ( A 
extension of this, not 60 far included, could be to also 
define a lower and upper bound for the desired circuit 
performance values.)
3) The name of the optimisation sub-program, from the data, 
to be used for the optimisation.
if) The maximum number of ite r -a .t io '* s to be used during 
the optimisation.
10.2. INPUT DATA
10.2.1. Syntactical Definition
The syntactical definition of the input data for the 1.ICR03 
program for optimisation is an extension of the syntactical 
definition of the data for the MICR03 program described in 
section 7*3«2 as described below.
«optimisation statement? ::=<spec statement?!
«vary statement?!
<optimise statement»
< spec statement? SPEC <spec list?
<spec list? ::= <empty ?(<spec listxspec?
<spec? ::= <spec option? <spec option value list?
<spec option? ::= <see Table A.5»^?
< spec option value list? ::= <enpty?f«spec option value list?
<spec option value?
<spec option value? ::= <frequency?<option valuexweight?
<weight? ::= <empty?J WEIGHT «weight value?
<vary statement? ::= VARY <vary list?
«vary list? ::= <empty>/<vary list? «vary element?
<vary element? ::= <set circuit?J«vary parameter?<par bounds?
< set circuit? ::= CIRCUIT «circuit no.?
«vary parameter? ;:= NET «network no.? PAR «net par no.?|
ZO «char imped no.? PAR «char imped par no.> 
«par bounds? ::= < empty?|«lower bound?«upper bound?
< optimise statement? OPTIMISE «optim prog name?«no. of iterations?
10.2.2.Specification Statement
This statement is used, in the data, to define the desired 
performance of the circuit. The statement defines a list of output 
option values at frequency points. The statement starts with the 
word SPEC followed by a list of output options with each output option 
followed by a list of values of this output option defined at 
frequency points with an optional weighting factor.
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e.g. SPEC SPAR 1 1 MOD 1.06E9 0.5
1.08K9 0.2 WEIGHT 2.0 
1.10E9 0.6
VSWR 2 1.06E9 1.10 WEIGHT 0.5 
1.08E9 1.00
1.10E9 1.15 WEIGHT 0.5 ;
A new<spec statement» will overwrite any previous <spec statement». 
10.2.3« Vary Statement
A list of variables in the circuit(s) which may be varied
during a circuit optimisation are defined in the <vary statement».
This statement starts with the word VARY followed by a list of
the parameters which may be varied during a circuit optimisation.
e.g. VARY CIRCUIT 5 NET if PAR 2 NET 7 PAR 3 -10 50.2
ZO 2 PAR 3
CIRCUIT 7 NET 1 PAR if 1.26 2.5 
ZO 3 PAR 1 0 50 ;
A new <vary statement» will overwrite any previous <vary statement». 
The elements which may occur in the <vary statement» are as 
follows
1 ) Set circuit - this will set the circuit no. for the 
following parameters in the vary statement. If it 
is not included circuit no. 0 is assumed.
e.g. CIRCUIT 5
2) Network parameter - this will set a parameter no. in 
the given network no. as a parameter which may be varied 
in an optimisation.
e.g. NET *f PAR 2
3) Characteristic impedance parameter - this will set a 
parameter no. in the given characteristic impedance
as a parameter which may be varied in a optimisation, 
o.g. ZO 2 PAR 3
If) Lower and upper bounds - optional lower and upper
bounds may be included after a network or characteristic 
impedance parameter.
e.g. 1) NET 7 PAR 3 -10 50.2 
2) ZO 3 PAR 1 0 50
10.2.A. Optimise Statement
The optimise statement is used to initialise an optimisation. 
It consists of the word OPTIMISE followed by the name of the 
optimisation sub-program to be used and the maximum no. of 
i t  c. r  o-~t Cons allowed during the optimisation.
e.g. OPTIMISE SIMPLEX 200 ;
After the optimise statement has been read a check is 
made to ensure that the optimisation sub-program is present in the 
computer core store or can be loaded into store. At the same time 
this program is entered and its data structure initialised. Before 
an optimisation can start the circuit desrciption(s) to be analysed 
are chocked, as in section 7.3*5* and the data for the optimisation 
checked, as in section 10.3.3.
The optimisation starts with the program printing out the 
message <*• OPTIMISE» . During each interaction in the 
optimisation tiie program prints out a message giving the current 
value of the error sum. Finally when the optimisation is complete 
the values of all the parameters in the vary list are printed
- 10.5 -
10.3. DATA STRUCTURE
10.3.1. Specification Bead
The specification bead, Fig. 10.2, is similar to the bead for 
the output options, Fig. 6.17, except that the bead is longer 
and, in addition, holds the desired value of the output option, 
the point frequency value and the weighing factor. The specification 
statement is broken up in the data processing to form a list of 
these beads pointed to in address 8 in the data structure.
10.3.2. Vary Bead
The vary bead, Fig. 10.1, is contained in a list pointed 
to in address 9 in the data structure. During the processing of 
a network or characteristic impedance parameter in the vary statement 
a vary bead is set up for each parameter and added to the end of 
the new vary list. The contents of the vary bead give full details 
of the parameter t the circuit it is in and the lower and upper 
bounds for that parameter. If the parameter bounds are omitted in 
the data then they are set to - ©d and + 06 respectively (i.e. the 
closest approximation which can be stored in the computer as a 
single real number ). The parameter address in the data structure 
is set in the vary bead just before an optimisation, section
10.3.3, so it can be accessed directly during the optimisation.
10.3.3. Check Data for Optimisation
The procedure CHOPTC(optim) is entered, for an optimisation 
check, with optim set to true and it will check that sufficient 
additional information has been supplied for the optimisation 
as follows
1) Check that at least one characteristic impedance iG present
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List pointerj
pper bound for 
Ivary parametex-
lower bound for 
Ivary parameter
address of network or 
char, imped, parameter
circuit no.
parameter no. in 
network or char, imped.
network or char, 
imped, no.
component type
1 = network
2 = char, imped.
Fig. 10.1. - Vary Bead
List pointer|
(weighting fac tor
desired output 
option value
frequency point for 
specification
output option format 
port no. for output option 
port no. for output option 
output option type
Fig. 10.2. - Specification Bead
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2) Check that a vary list is present.
3 ) Look at each element in the vary list to ensure that 
it is present as a parameter in the defined network
or characteristic impedance in the appropriate circuit. 
Set the address of the parameter in the data stx*ucture 
in the vary head.
*0 Look at all the output options in the specification 
list to ensure that both the port no.s for all the 
output options are acceptable.
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10.^. OPTIMISATION
10.*+.1. Circuit Analysis for Optimisation
The circuit analysis for the optimisation is contained 
in the Circuit Analysis segment of the MICR03 program, as described 
in section whilst the optimisation of the circuit parameters
is carried out entirely in a sub-program written for the required 
method of optimisation.
The flow diagram for the optimisation is shown in Fig. 10.3 
and this is an extension of the flow diagram for a simple circuit 
analysis shown in Fig. 7.7. The optimisation sub-program is 
initialised during the syntax analysis of the data . The Circuit 
Analysis segment of the MICRO3 program is entered with the 
reference to the sub-program for the optimisation contained in 
address 10 and 1 1 and the maximum number of iterations contained 
in address 12 in the data structure. The optimisation starts 
by decreasing the iteration count by one. If the iteration count 
is less than zero the optimisation is complete. Otherwise a 
circuit analysis is performed at each frequency in the 
specification list in turn whilst keeping a record of the error 
sum of the output option value obtained from the required output 
option value in the specification list. Then the optimisation 
program is entered, entry 0, and the sub-program will then adjust 
the circuit parameters, given in the vary list, in an attempt to 
improve the circuit performance towards the specification. If 
the optimisation program can not improve the performance of the 
circuit any further, or the specification has been met, then the 
iteration count is set to zero before the optimisation sub-program
is left
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c S t e r t 3
Step iteration 
count by one
max. no. of
iterations exceeded
Set error 
vsum to zero/
Se le c t next/ 
f ir s t  bead in 
specification 
l is t__________
list
exhausted
Carry out circuit 
analysis at 
frequency of this 
specification__
Calc, output 
option required 
and compare to 
required value. 
Add (errorfto  sum
X
Prin t out 
rvalue o f e rro r 
sum
Prin t out 
values o f 
variab les
C End )
urn
Enter optimisation 
sub-program to E rro r  s 
adjust variables neglectibly small 
given In vary I ist
Fig .10.3.-Flow Diagram for Optimisation
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During the syntax analysis of the <optimise statement» in 
the data the optimisation sub-program is entered at entry 0 with 
the data structure set as in Table 10.1. This entry will ensure :-
1) The optimisation program is in store or can be loaded.
2) The data for the optimisation is acceptable.
3) The data in the sub-program is initialised.
10.4.3» Entry 1 - Optimisation of Circuit Parameters
Entry 1 in the optimisation sub-program is used to vary the 
parameters in the vary list in the data structure according to the 
method of optimisation defined in the sub-program. The data 
structure for this entry is set as defined in Table 10.1.
10.4.2. Entry 0 - Initialise Optimisation Data Structure
1Address 
in 1ST Entry to sub-program Return from sub-program
10
11
Reference to optimisatic>n sub-program
12 No. of iterations left
Set to 0 to end 
optimisation
13
14 Set to 0 for entry 0 If <0 then error in call 
of entry 0 to 6et up or 
initialise data for 
optimisation.
Table 10.1. - Data Structure for Entry 0 and 1
to Optimisation Sub-program
1 0 .11
10.5. OPT1HISATION TECHNIQUES
During the course of this thesis a short time was spent 
investigating the techniques available for the optimisation of 
microwave circuit parameters in circuit design. The objective 
was to select or develop a suitable optimisation routine which 
would give the values of the circuit parameters to provide a 
required performance of the circuit. The list of parameters 
is defined in the VARY list, section 10.3.2, and the required 
circuit performance is defined in the SPEC list, section 10.3.1. 
The objective of the optimisation routine would then be to adjust 
the parameters in the VARY list to minimise the value of a suitable 
objective function, F. The most common objective function is
giving the value of F as the sum of the p.u. error squared of each part 
of the circuit performance from its required value.
where c^ = actual circuit performance value
s^ = required circuit performance value 
w^ = weighting factor for this performance value 
The advantage with this objective function is that K is always 
positive, the minimum value of F will give the optimum response 
and the function F will usually be continuous.
The derivatives of F for each parameter are not usually 
easily available. Thus the optimisation routines used are usually
of the Direct Search Method e.g.
1 ) PARTAN^10,1^  - search for minimum along two parallel
planes at a time
2) Hooke and J e e v e s ^ - try exporatory moves in all
directions and then use a pattern move
3) Simplex^10* 10"2^  - find values of F at all corners
of a simplex and reflect the corner with 
tA«. L a .r 'if t t 't  c -r ro r  irci.Lu.c t A ^  A "tA*. 
c o f  ika. ».**/»£«»»
k ) Orthogonal Directions'' '  J  -  find suitable set of 
n orthogonal directions and rotate these 
in the direction of steepest descent
5) Conjugate Directions( 10*25, 10*2it» 1°.25)
During the process of a number of optimisation routines it is 
often necessary to find the minimum of a function along a line.
This is fairly simple and usually a Fibonacci Search, Golden 
Search or Quadratic Interpolation is used to find the mimimum 
value of the objective function once the region
along this line in which the minimum occurs has been tound.
The Gradient Search Methods have not been used for circuit
optimisation because of the difficulty and time involved in
calculating an accurate gradient vector for the objective function.
It is necessary to change all the parameters in the optimisation
by a small amount in turn to derive the change in the objective
function and thus its gradient. This requires (n+l) circuit
analyses,for n variables in the optimisation, to calculate,
numerically, the gradient of the objective function. The changes
required in the parameter values are very small and thus the value
for the gradient will be very inaccurate due to rounding errors
in the computer. Director and Rohrer^"*®*^2’10*-^ have described
a method to derive the sensitivities of a lumped element circuit
directly. This requires generating and analysing an Adjoint circuit
(10 12)based on the use of Tellegens theorem * . If an equivalent
Adjoint circuit for a microwave circuit considered as an assembly 
of n—port networks could be derived then the process of optimisation 
using Gradient Methods,would be greatly speeded up. Some methods 
simply use the first order gradient of the objective function 
whilst others try to obtain an approximation to the second order 
derivatives in the form of the Hessian matrix of the objective 
function to speed up the optimisation.
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In the practical optimisation of microwave circuits the 
following problems may be met in certain circuits
1 ) IJgrameter constraints - it may be necessary to restrict
the circuit parameters to practical limiting values.
In this case it would be necessary to apply some 
form of transformation to the objective function or 
parameter values to form an unconstrained optimisation.
2) Limits on the circuit performance values - in some cases
the specification of the required circuit 
performance may just define limiting values and not 
point values. In this case the objective function 
would have to be changes so that the error sum 
of the circuit performance value outside these 
limits is taken and not the error from a given 
point value. In this case discontinuties in the 
■objective function will result.
3) Resonant effects - resonant effects in the circuit
may result in the objective function having very 
narrow valleys. Thus it would be necessary to 
locate these valleys and find tne minimum value 
in the valley.
k ) Multiple minima - with resonant components in the 
circuit, particulary with transmission lines 
which may resonant at an infinite number of different 
lengths, multiple minima will be produced in 
the objective function. Ideally in an optimisation, 
one would like to find the minimum value of all 
the minima but usually this is impractical. Almost 
all optimisation routines will only find the local 
minimum and it is necessary for the user to Btart 
with parameter values close to this minimum. In an 
optimisation with parameter constraints it may be 
possible to add a random effect to the optimisation 
to, if not find the minimum of the minima, then 
to at least increase the probability of finding it.
Due to lack of time it was only possible to define the 
problems involved in circuit optimisation for microwave circuits.
There is a very large amount of literature already available on the 
topic as described in the references at the end of this chapter.
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Conclusions of Thesis
11.1. CONCLUSIONS
The objective of this thesis was to develop the basic 
techniques and computer programs for the interactive on-line 
computer aided design of linear microwave circuits.
Initially it was necessary to consider all the possible 
types of microwave circuits to see how they could be analysed in 
a computer program. The result of this was that it was found that 
the best way to analyse a microwave circuit was first to break 
it down into an assembly of n-port networks so that the 
characteristics of each n-port network could be easily derived.
Then the microwave circuit could be analysed as an assembly of 
n-port networks with the networks being connected together at 
junctions in the circuit and the entire circuit consisting of 
a single n-port network. At microwave frequencies it is necessary 
to describe the performance of the circuit in terms of the electro­
magnetic waves on the ports of the circuit. This can best be done 
in the form of the scattering matrix but it should be remembered 
that for complex characteristic impedances on the ports on the 
circuit two different types of scattering matrices exist. One 
describes the amplitudes of the electric fields in the waves and 
the other the amplitudes of the power transmitted in the waves.
In general the microwave engineer may be interested in both types 
of scattering parameters. In this thesis all the equations have 
been set out to derive these scattering parameters for an n-port 
network.
For the analysis of a microwave circuit various methods of 
analysis were compared in detail for their method and optimum 
computation times. The result of this was that the chain matrix 
method was found to be fastest but of limited application whilst 
the mixed matrix analysis was able to analyse any microwave
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circuit. In previous programs for the analysis of microwave 
circuits the main method of analysis used was the chain matrix 
analysis. This was because it was very cimple to program for 
simple circuits consisting of an assembly of 2-port networks in 
cascade. The mixed matrix is very basic and simple to understand 
but it has not before been described for general circuit 
analysis nor used in a computer program for circuit 
analysis.
The first programs developed by the author were the 
programs using chain matrix analysis, the main one of these 
being the CHAIN1 program. This program advanced the use of the 
chain matrix method of analysis just about to its limit. The 
main improvement in this program was the path topological analysis 
to break a circuit consisting of an assembly of 2-port networks 
into a path structure which could be processed by a chain matrix 
method of analysis. In this way the program was easy to use and 
suitable for use in an interactive on-line mode. Previously it 
had always been necessary to define the path structure of the 
circuit in a very precise way in the data. Unfortunately the 
limitation in this program was that the chain matrix analysis 
could only analyse a circuit consisting of an assembly of 2-port 
networks. A lot of time on developing the path topological analysis 
was spent making it work for all possible structures but still 
some little used circuits could not be analysed correctly and 
the topological analysis would reject the circuit.
The final two programs developed by the author used the 
mixed matrix method of analysis. This was found to be far more 
versatile and any microwave circuit consisting of an assembly 
of n-port networks could be handled by this method of analysis.
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One problem was that n square matrix,of size given
by the number of junctions in the circuit, must be set up and 
the internal junction variables eliminated from this matrix.
Even though sparse matrix operations were used this method was 
slower but not by an excessive amount. In the mixed matrix 
analysis there was no need for a complex path topological 
analysis.
It is certain that the best method of analysis for general 
microwave circuits is the mixed matrix method of analysis 
described in this thesis. It may be necessary to design a 
computer program to analyse all circuits for a linear analysis 
from d.c. up to microwave frequency. For this purpose 
n-port networks in the circuit could be defined as a lumped 
element network. The lumped element analysis would then derive 
the required mixed matrix for the networks using a mixed mesh 
and cutset analysis and the mixed matrix analysis would analyse 
the final circuit, if necessary, as an assembly of n-port 
networks.
During the development of the BGMA, CHAIN 1, MICROS and 
MICR03 programs by the author as each new program was developed 
more facilities were included for the interactive on-line use 
of the program. The result in the final MICR03 program was a 
very versatile program which could be used interactively on-line 
with a full syntax analysis of the data.
In the MICR03 program a list processing approach was 
used for the data structure in the program and thus it was possible 
to set up very complex structures in the data structure of the 
program. The result of this was that it was possible to define 
any number of separate circuits in the data structure with each
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circuit containing any number of components and junctions. Also 
other lists of data for output optiohs, frequency lists, 
specification list, etc. could be included at the same time in 
the same data structure. The components in the circuits could 
themselves represent complex structures to be able to describe 
any microwave component. This type o' data structure is ideal 
for interactive on-line use of the program where it is 
necessary to define r circuit in the data, analyse it and then 
to add to, modify or delete parts of the circuit description or 
other lists in the data and then to reanalyse as many times as 
desired.
The data for the MICRO? program was more like a programming
language, complete with a syntactical definition, than normal
data for a program. To analyse this data a full syntax analysis
was used. In this method all the data is read in one character
at a time and numbers, words etc. formed by procedures in the
program so that errors in the data could be trapped. Also the
program could be routed depending on the next item in the data
i.e. a word, number , terminating character etc.. This of course
is much slower than the normal method of reading data but it is
possible to trap all possible errors in the data and on-line,in
an interactive mode, to allow these errors to be corrected by the
user typing in further data to correct or overwrite the error.
The techniques developed could be used for most interactive programs.
The MICRO? program could be used on batch processing, 
interactively on a remote teletype or on a remote teletype with 
a graphical display. In an interactive mode it was possible to 
detect all data errors as they were detected in the data and,with 
the graphical display, it was possible to see the results 
of a circuit analysis plotted out in graphical form. The use of
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the program in an interactive mode was found to be very useful 
but very expensive in terms of computer time. The problem is in 
this mode the processor on the computer is only used at less 
than 1% efficiency usually. Thus it is essential to use the 
computer in a multi-access mode where both the processor and 
core store can be used for other work at the same time. The 
use of a storage tube for the display instead of a refresh 
display would assist with this.
%
Initially in the MICR03 program a larger number of 
procedure calls were used to ease the programming effort 
required. These made the program very slow and it was necessary 
to use a macrogenerator to replace all these procedure calls 
with their equivalent block of NEAT assembly code. At this point 
it was realised that the program should have been written in 
Fortran and not in Algol. Algol is very versatile but this 
versatility makes the program run slowly particularly if
a large number of procedure calls are involved. Also there are 
no facilities for complex numbers in Algol which are essential 
for microwave linear circuit analysis. In Fortran it is also 
quite easy to use the same data structure for storing data 
describing the circuit and during analysis the free space may 
bo used as workspace for the analysis. There are still a large 
number of basic checks in the program, e.g. array overflow, 
which in the complete program should not be necessary. If this 
type of check could be removed the analysis would be speeded up.
The list processing approach to the data structure in 
the MICRO? program made it easy to add microwave components 
of a complex nature and optimisation to the program. The MICR02 
program was initially designed so that the microwave components 
and optimisation routines would be held in completely separate
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programs due to the largo number of microwave components and 
optimisation routines which may be required. Thus only the 
programs required by a given circuit analysis would be loaded 
into core store. This method is good in theory but in practice 
it was very difficult to implement and the result was that this 
system would only work in some cases. There is still a very 
large amount of work to be done to provide these programs for 
the wide variety of possible microwave components to be included 
and optimisation routines to be tested for their efficiency. This 
work could consitute a possible future Ph. D. topic.
After the completion of the research work for this thesis 
the author started a new project with Hedac Software Ltd., 
Tewkesbury, This project consisted of rewriting their REDAPJ1 
general circuit analysis program to include sub-circuits. Due 
to the poor data structure and excessive size of the program 
it was decided to completely rewrite it. During this process 
the techniques of data structure, syntax analysis, circuit analysis, 
matrix analysis etc. descibed in this thesis were used in the 
new program. The result was that the new program * was far 
more versatile, the data structure was better organised, the 
syntax analysis was less susoeptable to errors in the data to 
give corruption of the program, the core store used by the 
program was greatly reduced and the program was easier to 
extend with further facilities as desired at a later data.
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A.1.1
a .1 .1 . ];;Ti:oi)iici'io;;
At the start of the research work for this Ph. D. thesis
5 months were spent working at Microwave Associates Ltd., Luton.
(A - 1•1)This Appendix describes the first of two design studies 
carried out during this period.
Before this design study was started a microwave integrated 
circuit (M.I.C.) switch had been designed by Microwave Associates 
at Luton and a few had been constructed and tested. During this 
design the MACAP computer program^'1* f o r  microwave circuit 
analysis had been used to assist in the design. The intention of 
the author was to carry out a complete design and analysis of the 
M.I.C. switch with the aid of the MKMcPH computer program^' ”**^written 
for the analysis of microwave circuits to at least prove the 
results obtained by the MACAP program and,if possible, to improve 
the design of the M.I.C. switch.
The required p»i~formance for the microwave integrated 
circuit L-band switch was as follows
1) Frequency band
2) Aerial Isolation
3) Aerial Insertion Loss
k ) Voltage Standing Wave Ratio
1.02 to 1.10 GHz 
20dB 
0.5dB 
1.2
A.1.2. OLD SWITCH DESIGN
The old M.I.C. switch design, Fig. A.2.1, consisted of an 
assembly of approximately quarter wavelength microstrip transmission 
lines, i.e. lines Z ^ , Z2* Zfe and Zg , p.i.p. diodes D.^ and D2 
(both always biassed in the same direction), capacitor C^ ( to 
give a short circuit at r.f.)and 3 lower frequency decoupling 
capacitors C^, and C^ . In an idealised circuit the d.c. ( or 
lower frequency bias) for the p.i.n. diodes is supplied through
A.1.2
L o w e r 
Aeria  I Input
Upper
Aeria l
ic, 50pF ic. 50pF 1 Ctt= 50pF
Model IA
CR» 0 .2 5 p F , Z b « I OO  ohm, Z, • 50ohm.
I, . 0.19.0.21.0.23.0.25 X
Model IB
C * * 0 .5 p F ,  Zb«7 5 oh iP ,
Zf « 2 0 .0  , 2 8 . 3  . 34.7 . 4 0 .0  . 4 4 .9  , 4 9 .0  ohm
lj- O .2 4  1 . 0.23 5 . 0 . 2 3 2  . 0.22 9 , 0 . 2 2  6 .0 .2  24 X 
L  » 0 .2  , 0.4 , 0 .6  . 0.8 . 1.0 . 1.2 nH
( L in series with D )
F ig .A .I.I.- Old M.I.C. L-Band Switch 
Equivalent C irc u it
A. 1.3
line Z, terminated in an r.f. short circuit. Thus for b
1) The p.i.n. diodes forward biassed - diode D_ is a
1
short circuit and the input to line Z^, at r.f., is 
an open circuit. Also diode is a short circuit and 
the input to line Zg is an open circuit at r.f..
Thus all the r.f. power flows from the input to the 
upper aerial.
2) The p.i.n. diodes reverse biassed - diode is an 
open circuit and the input to line Zg is a short 
circuit at r.f.. is an open circuit at r.f. and 
thus all the power flows from the input to the lower 
aerial.
50 far an ideal circuit has been considered but in 
practice the following problems will be met
1) The p.i.n diodes D1 and are not ideal short circuits 
in the forward biassed state and they must be reprsented 
by a series H L circuit (Fig. A.1.1).
2) The p.i.n. diodes D.] and D0 are not ideal open 
circuits in the reverse bias state and they must
be represented by a series R L C circuit (Fig. A.1.1).
3) The frequency band over which the circuit must operate 
means that the lines are not all a constant length, in 
wavelengths, over the frequency band.
k ) The bias capacitor, C^, will have a finite reactance.
51 The low frequency decoupling capacitors C^, C and
C will not have a zero reactance at r.f.. 
u
A.1.3. NEW DESIGN PROCEDURE
To redesign the H.I.C. switch a synthesis procedure was 
used, with the help of a remote teletype time sharing TELCO!;P^A*1*^ 
terminal, to look at the performance of each part, in turn, of 
the switch design. From this work a new switch design, Fig. A.1.2, 
was developed incorporating the following points to improve
A. 1. i+ -
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A e r ia l
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i c .,= 5 0 p F
Upper
A eria l
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II
d
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iasI T
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Fig.A.I.2 -  New M.I.C. L-Band Switch 
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ti»e circuit performance at r.f.
1) The susccptancc of diode in the reverse biassed 
state was balanced out by the input reactance of 
line Z^ adjusted in length to give this effect.
2) Line Z^ was shortened slightly to accommodate the
reactance of C..b
3) The choice of the characteristic impedance of line
Z was selected from a balance of two conflicting s
factors
a) The peak isolation on the upper aerial
decreased bv ^0*log(Z ).s
b) The bandwidth of the upper aerial isolation 
was inversely proportional to Z^.
c) The shift in the peak isolation frequency for
the upper aerial for a change in the diode
reverse bias capacitance was proportional to
this capacitance but also proportional to the
value of Z .s
The values of Zg chosen for experimentation were 
25 and 50 ohm.
if) The length of line Zg was adjusted so that the diode 
0 t allowing for its reverse reactance, would give as 
near as possible a short circuit at the input of line Z^.
5) After setting the value of Z and the length of that
line,for the diode forward biassed, the input to
line Z still contained a small susceptance. This s
was balanced out by the input susceptance of the stub 
•line Z . s
6) The decoupling capacitors C^, and should be as 
close as possible to a quarter wavelength apart, i.e. 
as close as possible to the ends of lines Z^ and Z^, 
so that the effects of there reactances will cancel 
out. Also these capacitors should be as large as 
possible, provided they do not effect the switching 
of the bias for the diodes and
- A.1.6 -
A.1 .h. SWITCH PERFORMANCE
The new design of the M.I.C. L-band switch was finally 
analysed using the MKMcPH computer program and the results of the 
circuit analysis of the switch are shown in Fig. A.1.3 to A.1.9*
A summary of the circuit performance is also given in Table A.1.1.
A.1.5. CONCLUSIONS
Initially the results of the circuit analysis on the 
KKMcPH computer program for the old circuit design of the switch 
was found to give the same results as the KACAP computer program.
In addition to this the new circuit design was found to give a much 
better circuit performance.
In the new circuit design the performance of the switch
was improved by including the inductance of the bias line and
the short stub lino Z in the circuit to match out the mismatchess
in the insertion loss for the two states of the circuit» In the 
isolation loss states these matching elements are short circuited 
and thus have no effect. The new circuit gave a performance within 
the specification for a stub line impedance, Zg , of 25 to 50 ohm 
but the specification was not met, for the reverse bias isolation 
and V.S.W.R., for a stub line of 50 ohm and a reverse bias capacitance 
of the diodes of 0 .3 to 0.7 pF.
At present the best stub line impedance, Z g , would appear
to be about 30 ohm but if the line losses arc included,and these
are appreciable, then it may be necessary to increase this impedance
to about hO ohm ( or maybe 50 ohm ) to reduce the insertion loss
of the upper aerial although the isolation of this aerial would also
be reduced. Suitable impedances and lengths for the lines Z and • s
Z g are given in Table A.1.2.
- A.1.7 -
Stub line impedance, Zs 25 ohm 50 ohm
Lower Aerial Isolation, R =0.2 ohm 36 to 37 dB 36 to 37 dB
R ,„=1 .0  ohm 1 32 to 33 dB 32 to 33 dB
Lower Aerial Insertion, C =0.5pF 0.03 dB 0.05 dB
CH1=0.3to 0.7 pF 0.04 dB 0.06 dB
Upper Aerial Insertion, R_ =0.2 ohmei 0.16 dB 0. 10 dB
Rp2= 1 «0 ohm 0.44 dB 0 . 18  dB
Upper Aerial Isolation, CR_=0.3 pF 30 dB 24 dB
Crn=°.3 to 0.7 pF 26 dB 18 dB
Input V.S.W.R., diodes forward bias 1.13 1 .0 5
Input V.S.W.R., diodes reverse bias
CR=0.5pF 1.08 1 . 1 0
CR=0.3to 0.7 pF 1 . 10 1.17
N'.B. Frequency band for results 1.02 to 1.10 GHz
and the worst case results are given in the table
Table A. 1.1. - Sumnary of Circuit Performance for L-band 
I-'. .1,0. Switch
zs
ohm
1 6
wavelengths
1z6
ohm
i's
wavelengths
25 0.2368 50 0.0179
30 0.2342 50 0.0204
40 0.2289 50 0.0241
50 0.2237 50 0.0241
Table A.1.2. - Suitable Values for the lines Z and Z' ' - . I . .  s s
in the hew Switch Desirn in Fir. A.1.2.
Fig
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C irc u it  Phase Sh ifters

A.2.1
A.2.1. IKTROLUCTION
At the start of the research work for this Ph. D. thesis 
5 months were spent working at llicrovave Associates Ltd., Luton. 
This Appendix describes the second of two design studies^*^*^ 
carried out during this period.
There are at present three basic methods which may be used 
in the design of a microwave integrated circuit (1-i.I.C.) phase 
shifter. These methods are the iterative (Fig. A.2.1), hybrid 
ring (Fig. A . Z . k )  and the switched line (Fig. A.2.9) digital 
phase shifters. The objective of the design study described in 
this Appendix was to look at the design and performance of these 
three types of phase shifters and to compare the performance which 
could be obtained from each type of phase shifter. In this work 
first a synthesis of the design of each type of phase shifter was 
carried out and after this the performance of each type of phase 
shifter, in a practical circuit, was obtained using the computer 
program written for this work, i.e. the BGMA computer program/A»2*2)(
In this Appendix all values are based on a per unit system 
(p.u.) and for a practical circuit it is necessary to multiply 
by the appropriate centre design values, i.e. for a system designed 
for a centre frequency of 2 .3GHz and a characteristic impedance of 
50 ohm all the frequencies must be multiplied by 2.3GHz and all 
the resistances/impedances must be multiplied by 50 ohm .
A.2.2. ITERATIVE PHASE SHIFTER
The iterative phase shifter^-^ '^'^*^*^, Fig. A.2.1, 
consists of a short length of transmission line, approximately 
quarter wavelength long, with a shunt reactance across each end
- A.2.2 -
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of the line. To obtain the required phase shift the values of 
the shunt reactances must be stepped between two values as 
follows
1 ) <*ito jX
2) 06 to -jX 
or 3) -jX to jX.
From an investigation of the insertion loss bandwidth for various
phase shift values it was decided that a shunt reactance stepped
from -jX to +jX give the widest bandwidth. For this case, Fig. A.2.1,
to obtain a phase shift of 0 required
Z = Z *cos(£ 0 ) s o
ff .-t
X = Zo*cot(-J0)
From the input V.S.W.R., insertion loss (Fig. A.2.2) and absolute 
phase (Fig. A.2.3) for the iterative phase shifter only the 22.5° 
and ^5° had a suitably low V.S.W.R. over a -10% bandwidth.
An investigation of the performance of a number of 22.5
and 1*5 practical iterative phase shift bits in cascade gave the
following results for a ^10% bandwidth with line losses of 0.1dB/A
22.5° bits '»5° bits
V.S.W.R for any no. in cascade 1.20 1.30
insertion loss (mainly line losses) O.O^dB/bit O.O^dB/bit
phase shift error on switching 4.0°/bit 1 .0  /bit
A.2.3. HYBRID RING PHASE SHIFTER
The two types of hybrid rings which may be used in a 
phase shifter are the square and circular hybrid rings, Fig. A.2.^. 
The hybrid ring in this case is a power splitter, i.e. with all 
the ports of the hybrid ring matched if power is feed into say 
port 1 then half the power will flow out of each of ports 2 and h 
whilst port 3 is isolated. From the basic performance of the square 
and circular hybrid rings, Fig. A.2.5 and A.2.6, it was easy to see
Fi
g.
A
.2
.2
-I
te
ra
tiv
e 
Ph
as
e 
Sh
ift
er
, 
In
se
rt
io
n 
Lo
ss
A.2.if -
<y>o in
n
cu
O
a
Ö
CD
Ò
Ó
o
Ó
•n
Ö
( g  p  ) S S O - J  u o j ^ j a s u i
Fr
eq
ue
nc
y 
(p
.u
.)
A
bs
ol
ut
e 
Ph
as
e 
Sh
if
t 
(d
gq
 )
- A.2.5 -
F ig. A.2.3.- I te rative  Phase Sh ifter , 
Absolute Phase Sh ift
- A.2.6 -
z^ zjJT. zb=z0. xx*x+ 
Square Hybr id Ring
C irc u la r  Hybrid  Ring
F ig. A .2.4. - Hybrid Ring Phase Sh ifter
Il
0
.5
 
0
.6
 
0
.7
 
0
.8
 
0
.9
 
1
.0
 
I.
Fr
eq
ue
nc
y 
(p
u)
- A.2.8 -
0
.6
 
0
.7
 
0
.8
 
0
-9
 
1
.0
 
I.
Fr
eq
ue
nc
y 
(p
u 
)
- A.2.9 -
that the circular hybrid ring had a far bettor performance over 
a frequency band.
The hybrid ring phase shifter was formed by terminating ports 
2 and 4 in a shunt reactance stepped between two values, i.e. a 
circuit containing a p.i.n. diode switched between its forward and 
reverse biassed states to obtain the two reactances. The values 
for and X^, Fig. A.2.^, must be set as follows for matching 
1) Square hybrid ring -
the change in phase shift to give two different arguenents for
From the performance curves of the insertion loss, Fig. A . 2 . 7 ,
and absolute phase, Fig. A.2.8, (shown in the figures for the 
circular hybrid ring only) the circular hybrid ring gave a much 
wider band width. It gave a more constant phase shift 
with frequency over this band width but the absolute value of the 
phase of the power transmitted changed very rapidly with frequency. 
From comparison with other types of phase shifters it was decided 
that the circular hybrid ring phase shifter would be best for the 
larger values of phase shift, e.g. 90° to 180°, provided the rapidly 
changing absolute phase was acceptable.
S 1 ( - 2 * X. * Z + .1 ( X? - zf ) )d  O d o
2) Circular hybrid ring -
S
From these equations two values of X^ can be selected to produce
S^ -j giving the required phase shift.
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A.2.12
From the practical design of a circular hybrid ring phase 
shifter the following results were obtained over a -10fi bandwidth
and for line losses of 0.1dB/X :
insertion loss 
V.S.W.R. 
phase error
0.3 dB 
1.4 
8°
A.2.4. SWITCHED LINE PHASE SHIFTER
The switched line phase shifter, Fig. A.2.9» consists of 
two transmission lines in parallel with a diode in series with the 
lines at the ends of each line. The phase shifter then operates by 
switching the power flow from one transmission line to the other 
using the p.i.n. diodes as simple open/close switches by appropriate 
forward or reverse bias on the p.i.n. diodes. Thus for an 
idealised case
phase shift obtained, 0  =
In practice the problems with the switched line phase shifter
are
1) power leaking down the isolated arm. This can be 
mimimised with a value of
-1(9 = tan ( i — — )
Z
where Q  = mean of ©1 and
Z = mean of Z„ and Z_
1 2
Xg = reverse biassed reactance of diodes 
N.B. As XR —*- <* , <9 —*■ TT/2 .
2) effect of diode forward biassed reactance, X^ ,. This can 
be matched out with
N.B. As Xj, — 0, ®  — y Tf/2
IZ.
Fig.A.2.9.-Switch Line Phase Shifter
flP
* r
‘
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The mean length of 6 . and <9, v/as set to quarter wavelength initially 
for an idealised case and then reduced to the minimum mean value 
given by 1 ) or 2) above.
The effects of the p.i.n. diodes reverse and forward 
reactances wore plotted out separately and Fig. A.2.10 shows the 
effect of the diodes reverse reactance on the insertion loss 
whilst Fig. A.2.11 shows the effect of the diodes reverse 
reactances on the absolute phase error obtained from the expected 
absolute phase. From these results it was found that the highest 
acceptable diode reverse susceptance would be j0.2p.u.. At this 
value the phase error is large but it would be similar for both 
arms of the phase shifter and thus the phase shift error would 
be <1 .5° if all the diodes have similar reverse reactance 
values. From the consideration of the effect of the diodes forward 
reactance the maximum acceptable forward reactance for the diodes 
was found to be j0.2p.u.. The phase error was again large but 
constant on both arms of the phase shifter and thus the phase shift 
error would be <1° if all the diodes have similar forward 
reactances.
A.2.5. CONCLUSIONS
The best type of iterative phse shifter is one in which the 
shunt reactance is stepped from -jX to +jX using phase shift 
bits of 22.5° or ^5° for a ^10^ bandwidth. The best type of hybrid 
ring phase shifter uses a circular hybrid ring for which the main 
uses are for the larger phase shift values of 90° and l8,0o.
The comparison of the practical 22.5° and ^5° iterative 
phase shifters showed that the *>5° bits gave a lower phase shift 
error and insertion loss than the 22.5° bits for the same phase
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shift but gave a higher input V.S.W.R. The practical circular 
hybrid ring phase shifter gave a higher V.S.W.R. and phase error 
than the iterative phase shifter with an equal or higher insertion 
loss.
The performance of the switched line phase shifter depends 
mainly on the p.i.n. diodes' forward and reverse reactance. 
Provided these values are suitable, i.e. forward resistance 
<0.02 p.u. and reactance < 0.2 p.u. and reverse susceptance 
<0.2p.u., then the performance of the phase shifter can be made 
acceptable.
Thus in conclusion the switched line phase shifter is 
suitable at low frequencies where the required p.i.n. diode 
parameters can be obtained, the iterative phase shifter is 
suitable for small phase shift values and the hybrid ring phase 
shifter is suitable for large phase shift values.
- A . 2 . 1 8  -
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Appendix A .3
Computation Times on
E l l io t t  4130 Computer
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A.3.1. COMPUTATION TIMES 
A.3.1.1. Introduction
■In this thesis it has often been necessary to compare 
computation times for various operations to decide on the most 
suitable method for the fastest computation time. The computer 
used in the research work was the Elliott ^130 computer with a Zfjis  
store , i.e. this computer had floating point hardware. The 
figuares given below are the computation times obtained from the 
manuals for this m a c h i n e ^ * ' I n  practice they would not be the 
true times due to the large overheads and book-keeping involved 
but they do at least give an indication of the relative times 
between different methods for solving a given problem.
In the text of this thesis the abbreviations given below 
have to used in the CALC equations to define the operations 
required and the actual times given have been used in the TIME 
equations.
A.3.1.2. Integer Operations
Abbr. Time Oper. Meaning
CLSi 5 k :=0 Clear integer store
ASSi 10 •HIIX Set k equal to i
C0MPi 12 i < i Compare i to j
ADDi 1^ ks=i+j Set k to sum of i and j
SUBi 1^ k:=i-j Set k to i minus j
multa 36 k:=i*j Set k to product of i and j
DIVt ^3 k:=i/j Set k to i divided by j
N.B. 1) i, j and k are all integers
- A.5.2 -
A.3.1 .3 . Real Operations
Abbr. Time Oper. Meaning
CL Sr 1 1
OII Clear real number in store
ASSr 16 z : - x Set z equal to x
COMPr 21 x < y Compare x to y
ADDr 31 z:=x+y Set z to sum of x and y
SUBr 31 z:=x-y Set z to x minus y
MULTr 56 z:=x*y Set z to product of x and y
DIVr 86 z:=>x/y Sot z to x divided by y
N.B. 1) x, y and z are all real numbers.
A.3.1.^. Complex Operations
The complex operation times given below were derived for the 
CMPLX program used in NEAT for the complex number operations on 
the Elliott *H30 computer(A*3*2).
Abbr. Time Oper. Meaning
CLSj 31* c : =0 Clear complex number in store
ASS;j 13^ c :=d Set c equal to d
ADDj 229 c:=d+e Set c to sum of d and e
SUBJ 233 c:=d-e Set c to d minus e
INVJ k69 cs=1/d Set c to inverse of d
MULT j kk5 c:=d*e Set c to product of d and e
DIVJ 727 c:=d/e Set c to d divided by e
ZERO j 99 c=0 Set ZERO to zero if c equals 0
AMAX j 126 Set AMAX to maximum modulus of 
real or imaginary part of c
MODj 8Hf |c| Set MOD to modulus of c
(193) l c ll (for MOD squared )
DBi 2650
I c I dB Set DB to 10 log,.|c|
N.B. 1) c, d and e are all complex numbers.
2) The value of ZERO is an integer number and
the values of AMAX, MOD and DB are real numbers.
- A.3.3 -
A.3» 1.5« Mathematical Function.':;
See ref. A.3*3
Abbr. Time Oper. Meaning
SQRTr 605 z^yx"1 Set z to the square root of x
3INr 1500 z:=sin(x) Set z to sin of x
COSr 1500 z:=cos(x) Set z to cos of x
TANr 2100 z:=tan(x) Set z to tan of x
LOGr 2^00 z:=log(x) Set z to log to base 10 of x
EXPr 1500 z:=exp(x) Set z to e x
ARCSr 2800 z:=sin~\x) Set z to the angle who's sin is x
ARCCr 2800 z:=cos (x) Set z to the angle who's cos is x
ARCTr 2500 z:=tan (x) Set z to the angle who's tan is x
SINHr 173 z:=sinh(x) Set z to sinh of x (given ex)
COSHr 173 z:=cosh(x) Set z to cosh of x (given ex)
EXP . 0 1*612 c:=exp(d) Set c to ed
SINHj 1072 c:=sinh(d) Set c to sinh of d (given ed)
COSHj 1068 c:=cosh(d) Set c to cosh of d (given e^ )
N.B. 1) z and x are real numbers.
2) c and d are complex numbers.
A.3.1.6. Array Operations
See ref. A.3«1
Abbr. Time Oper. Meaning
ARR.J 26 A(i) Access array element with 1 dimensions
arr2 1*7 A(i,j) Access array element with 2 dimensions
ARR-j 68 A(i,j,k) Access array element with 3 dimensions
EXROW 310 Swap row order of 2 rows in a 2 dimensional array
- A.3.^ -
A.3.1.7. Data Structure Accesa
Abbr. Time Meaning
INREAL kz Enter real number into data structure
REALOF if2 Read real number out of data structure
DPOINT 39 Find number of pointers in a bead
LENGTH if8 Find length of bead
PRIOR tf8 Find priority of bead
KEÏ 6if Set up keyword or header word for bead
N.B. 1) These procedures are described in section 6.2.6. 
and the times given are the times after the 
procedures have been replaced by their equivalent 
NEAT code in the program using the ML1 program^'*
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Appendix A .4
U ser Manual fo r Chain M atrix
Analysis C H A IN I  Program
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A.4.1. INTRODUCTION
The CHAIN1 program will determine the steady state 
sinusoidal input to output response of a circuit composed of 
lumped linear elements and transmission lines each of which is 
described in a simple 2-port network. The complete circuit may 
consist of an assembly of any number of these simple networks 
connected between junctions in the circuit. Any two junctions 
may be assigned as the external input and output ports. The one 
condition is that it must be possible to find a path between the 
input and output ports of the circuit. On this path parallel paths, 
branch arms and loop paths may be built to any level. The only 
limitation to this is that an arm across opposite sides of a 
parallel path must not be included. Any branch arm may be terminated 
in a load consisting of a series or parallel R L C circuit 
and the junctions in the circuit can be set as series or parallel 
to describe the way in which the networks are interconnected at the 
junctions.
The reader may find it useful whilst reading the description 
of the use of the CHAIN1 program to refer to the simple examples 
of a circuit description, its input data and the results obtained 
on the CHAIN1 program in sections A.4.13 and A.4.14.
A.4.2. DECLARATION OF CIRCUIT ST2E
A.4.2.1. Main Title
The data must start with a title. This title must consist 
of capital letters, digits, spaces or line feeds only with up to 
240 characters. This corresponds to 3 cards with 8o characters 
por card. This title must be terminated with a <;>.
- A.*».2 -
e.g. DATA FOR CIRCUIT NUMBER 1 ;
The title is reproduced on the results and serves as a heading for 
the results.
A.4.2.2. Kn.rir.um Size of Circuit
The maximum size of the circuit must follow the main title. 
This consists of 4 integer numbers giving the maximum number of 
junctions, networks, loads and variables in that order in the 
following circuit description. These must all be greater than zero.
e.g. 10 20 5 3
The number of junctions, networks, loads, variables and ports in 
the circuit is printed out next in the results.
A.4.3. CIRCUIT TOPOLOGY STATEMENTS
A.4.3.1. Tyne of Circuit Acceptable
For a circuit to be acceptable it must be possible to split 
it up into paths. The form of the circuits which can be analysed 
by the program are shown xn Fig. A.4.1 to A.4.8 and an assembly 
of any number of those path types built to any level is also 
acceptable. If it is uncertain whether a circuit can be analysed 
then it should be attempted and if it is not acceptable the CHAIN1 
program will reject it and print out the reason for its rejection.
The type of circuit which is not acceptable is one in which 
a path between opposite sides of a parallel path is included. This 
is illustated in an example in Fig. A.4.9. If an analysis of the 
circuit in Fig. A.4.9 is required between junctions 2 and 4 then 
the circuit is acceptable as it consists of 3 paths in parallel 
but if an analysis of the circuit is required between junctions
- A.if.3 -
F ig . A.4.I.- Main Link Pa th
F ig .A .4 .2 .-  Branch Arm on Paralle l Junction
I II *I •
I____J
Fig.A/43. - Branch Arm on Series Junction
Fig.A.4.4.- Loop Path  on P a ra lle l Junction
Fig.A.4,5.- Loop Path on Series Junction
Fig. A .4 .6.- Paro  I lei Perth, Parol I el to Para lle l Junction
Fig. A.4.7. -P a ra l le l  Path, Series to Scries Junction
F ig .A .4 .8 .-  Parallel Path, Series to Parallel Junction
P lg .A .4 . 9 . - Circuit with Possible Interactive Branch
- A.it.5
1 and 5 then the circuit is not acceptable as it consists of 2 
parallel paths with another path connected between the centres of 
these 2 paths.
In the case of a complicated circuit, using series and parallel 
junction connections it may be difficult to decide what the circuit 
actually consists of. It should be remembered that any current 
flowing into one terminal on any network must equal the current 
flowing out of the other terminal on the same port of the network.
Also the program is only interested in the voltage differences 
between terminals on the same port of any network. In practice to 
realise the correct equivalent circuit it may be necessary to 
include an ideal transformer with unity turns ratio in cascade 
with all the ports on all the networks in the circuit.
A . Network Statement
The word NETWORK must be given followed by its number, the
2 junctions to which it is connected, the type of the network 
(see Table A.^.1) and the four parameters associated with that 
network. These four parameters are always read in even if all 
the parameters are not necessary. Provided the network is 
reciprocal then the junctions may be given in either order.
e.g. NETWORK 15 7 5 6 50.0 0.1 0.5 0.0
If it is required to delete a network previously used then one or 
both of its junction numbers must be set to zero. The network 
type and parameters are not then required.
e.g. NETWORK 11 0 2
A.^.3.3. Junction Statement
The word JUNCTION must be given followed by either the 
word SERIES or PARALLEL and the list of junctions required to be
-  k . h . 6  -
n.b. 1) If G and B are both zero they are assumed to be 
equal to a short circuit.
2) If R and X are both zero they are assumed to be 
equal to an open circuit.
3) If C is zero then it is assumed to be equal to 
a short circuit.
k ) If R or L is zero then it is assumed to be equal 
to an open circuit.
Table - Network TypeG for the CHAIN 1 Prorram
-  k.b.7  -
set to that state. This list must be terminated in a zero.
e.g. 1) JUNCTION SERIES 5 7 3 1 0
2) JUNCTION PARALLEL 9 ^ 7 2 0
N.B. 1) All junctions unset are assumed to be parallel
2) When there are only 2 networks connected on a junction
then a SERIES and PARALLEL junction are both the same.
The way in which the networks are connected at a junction 
is shown in Fig. A.^.10 and A.k.11. To identify which are the 
upper and lower terminals of each network requires a consideration 
of the whole network path topology. Consider an incident wave 
from the input port of the circuit. If this wave reaches a multiway 
junction then its components of voltage and current are split between 
the outgoing networks. At a series junction, Fig. A.*f.10, the 
incident current and voltage are equal to the current and the 
sum of all the voltages into the networks leaving that junction 
respectively. At a parallel junction, Fig. A.4.11, the incident 
voltage and current are equal to the voltage and the sum of 
all the currents into the networks leaving that junction 
respectively. In the case of the end of a parallel path it is 
necessary to consider an incident wave from the output port 
instead of the input port. Also the voltages and currents refer 
to the upper relative to the lower terminal on each side of a 
network. If this is not the case required then it is necessary 
to include a reversing link in the appropriate path.
A.k.J.k. Load Statement
In the complete circuit a load may bo attached only to a 
junction with only one network connected to it, i.e. the end of a 
branch arm. If a load is connected to any other junction then it 
is completely ignored in the circuit analysis. An exception to this 
rule is the oase of a load attached to the junctions assigned as
- A.^.8 -
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the input and output ports of the circuit. In this case these loads 
are used for the characteristic impedances associated with the 
ports of the circuit.
Series RLC Load - The word LOAD must be given followed by the load 
number and the junction to which it is connected. Next the word 
SERIES must be given and the load resistance in ohms, inductance 
in nH and capacitance in pF. If no capacitance is required, i.e. 
a Ghort circuit in its place, then a capacitance of 0 should be 
given.
e.g. LOAD 4 ? SERIES 40.0 0.5 0.9
Parallel RLC Load - This is the same as a series load except that 
the word SERIES is replaced by the word PARALLEL. In this case if 
no resistance or inductance is required, i.e. an open circuit in 
its place, then the value of this parameter should be given as 0.
e.g. LOAD 2 9 PARALLEL 30.0 0.1 0.7
Short Circuit Load - The word LOAD must be given followed by the 
load number and the junction to which it is connected. Next the 
word SC must be given followed by 3 dummy parameter values.
e.g. LOAD 5 2 SC 0.0 0.0 0.0
Open Circuit Load - This is the same as the short circuit load 
except that the word SC is'replaced by OC.
A.4.3«3* Ports Statement
The word PORT must be given followed by 1, for the input 
port, or 2, for the output port and the junction to be assigned to 
that port.
e.g. 1) PORT 1 5
2) PORT 2 7
Any junction may be assigned <>s the input or output port of the 
circuit provided the circuit topology, section A.4.3>1| will be 
acceptable later by the analysis part of the program. The
- A.^.10 -
characteristic impedances for the input and output ports of the 
circuit is derived from the load impedances connected to the 
junctions assigned as the ports of the circuit.
a .*<-.4. output state:!';:
The choice of output options are given in Tables A.4.2 and 
A.k . 3 . A maximum of 7 of these may be selected for printing in the 
results for the circuit performance in tabular form. To select the 
required output options the word OPTION must be given followed 
by a list of not more than 7 of the output option numbers from 
Table A.4.2 or Table A.*+.3. This list must be terminated in a 0.
e.g. OPTION 9 33 52 49 44 41 0
A.4.5. FREQUENCY STATEMENT
The word FREQUENCY must be given followed by the start, 
step and stop values of the frequency in GHz. During a circuit 
analysis a table of the circuit performance is produced starting 
at the start frequency and stepping the step frequency until the 
stop frequency.
e.g. FREQUENCY 9.8 0.1 10.9
There must not be more than 100 frequencies in this range.
A.*1.6. VARIABLE STATEMENT
In some cases it may be necessary to vary one or more 
parameters in a circuit to determine the effect of these parameters 
on the circuit performance. This may be done using the VARIABLE 
statement to vary individual parameters in the circuit. Later in 
the analysis a number of tables of the circuit response will be 
produced. In the first table all the variable parameters will be 
set to their initial values and then for each new table all the
- A.^.11 -
Output
option
no.
Output option Form
- -
Units
1 Characteristic impedance port 1 R .+jX „ o1 ° o 1 ohm, ohm
2 .Characteristic impedance port 1 Z . „ o1 01 ohm, deg
3 Characteristic impedance port 2 Ro2+;iXo2 ohm, ohm
i♦ Characteristic impedance port 2 Z _ o2 o2 ohm, deg
5 Characteristic admittance port 1 G0 1 ^ B01 mmho, rnmho
6 Characteristic admittance port 1 T „¿i* 01 01 mmho, deg
7 Characteristic admittance port 2 Go 2+J Bo 2 mmho, mmho
8 Characteristic admittance port 2 ’'.a^oa mmho, deg
9 Input impedance port 1 R . .+ jX . . in1 J in1 ohm, ohm
10 Input impedance port 1 Zin1 ^ i n 1 ohm, deg
1 1 Input impedance port 2 Rin2+JXin2 ohm, ohm
12 Input impedance port 2 Zin2^ i n 2 ohm, deg
13 Input admittance port 1 Gin1+jBin1 mmho, mmho
1*t Input admittance port 1 inl^inl mmho, deg
15 Input admittance port 2 Gin2+^Bin2 mmho, mmho
16 Input admittance port 2 Yin2 ^ i n 2 mmho, deg
17 Input impedance port 1 Rin1+^Xin1 p.u. of Zo1
1 8 Input impedance port 1 Zin1 ^ i n 1 p.u. of Zq1, deg
19 Input impedance port 2 Rin2+jXin2 p.u. of Zq2
20 Input impedance port 2 Zin2^ i n 2 p.u. of Zq2, deg
21 Input admittance port 1 Gin1+^Bin1 p*u . of y  , o 1
22 Input admittance port 1 Yin1 ^ i n 1 p.u. of Yo1, deg
23 Input admittance port 2 Gin2+*®Bin2 p.u. of Yo2
2<f Input admittance port 2 Yin2^ i n  2 p.u. of Yo2, deg
Table A.k . 2 . - Output Options ( Impedances ) for 
the CHAIN 1 Program
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Output
option
no.
Output option Form Units
25 Input/output voltage ratio,output open circuit 11r J 11i 
A11 — 11
P*U., p.Ue
26 Input/output voltage ratio,
output open circuit
p.u., deg
27 Input voltage/output current
ratio, output Ghort circuit A12r+;iA12i
ohm, ohm
28 Input voltage/output current
ratio, output short circuit 12 ^ 1 2
ohm, deg
29 Input current/output voltage
ratio, output open circuit A21r*iA21i 
A21 * ! l
mmho, mmho
30 Input current/output voltage
ratio, output open circuit
mmho, deg
31 Input/output current ratio,
output short circuit A22r+^A22i
p.U., p.U.
32 Input/output current ratio,
output short circuit A22 ^ 2 2
p.u., deg
33 Reflection at port 1 S1 1 r+*’S1 1 i P* U • f p.Ue
3^ Reflection at port 1 S1 1 ^ 1 1 p.u., deg
35 Transmission port 2 to port 1 S12r+;iS12i P.U.y P.U.
36 Transmission port 2 to port 1 S12 4^*12 p.u., deg
37 Transmission port 1 to port 2 S2 1r+;iS2 1i p.u., p.u.
38 Transmission port 1 to port 2 S21  ^ 2 1 p.u., deg
39 Reflection at port 2 S22r+;iS22i p.u., p.u.
**o Reflection at port 2 S22 ^ 2 2 p.u., deg
Ui
kz
Reflection at port 1 
as *t1
S1 1 dB
*♦3 Transmission port 2 to port 1 
as 43
S12 dB
^5
k6
Transmission port 1 to port 2 
as ^5
S21 dB
CO
Reflection at port 2 
as k?
S22 dB
**9 Input VSWR port 1 VSWR.1 p.u., ^1
50 Input VSWR port 1 VSWR.1 p.u., 41
51 Input VSWH port 2 VSWR2 p.u.,
52 Input VSWR port 2 VSWR2 p.u., 4 1
Table A.4.3. - Output Options ( Transmission )
for the CHAIN1 Program
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variable parameters will be stepped by their step values until the 
first variable parameter exceeds it*stop value or when 10 tables have 
been produced.
Variable Network Parameter - The word VARIABLE must be given followed 
by the number of the variable, the word NETWORK, the network number 
and the parameter number to be varied in that network. Finally 
the start, step and stop values of that parameter must be given.
e.g. VARIABLE 2 NETWORK 12 1 20.0 10.0 50.0 
Variable Load Parameter - This is the same as for the variable 
network parameter except that the word NETWORK is replaced by the 
word LOAD.
e.g. VARIABLE 4 LOAD 3 2  0.1 0.2 0.9 
Reset Variable to Empty - The word VARIABLE must be given followed 
by the variable number, either the word NETWORK or L(HD and 0. 
e.g. VARIABLE 3 NETWORK 0
A.4.7. CIRCUIT STATEMENT
c*
The circuit description,as a path description,is printed
out at the start of the next analysis if a circuit change has
occurred in the data or if a circuit statement is included in the
data. The circuit statement simply consists of the word CIRCUIT, 
e.g. CIRCUIT
The circuit description consists firstly of the main link 
path between the input and output of the circuit including all the 
networks in that path. If a network number is included negated 
then the network is connected in the reverse direction in the path 
At the end of the main path the loads attached to input and output 
ports of the circuit are printed out. The type number for each 
load is as follows
Type Load
1 Parallel HLC
2 Series RLC
3 Short CircuitN.B. An open circuit load is not printed out.
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There may be parallel paths, branch arms and loops in the 
circuit and these would be printed out in a similar way to the 
main link with pointers to these paths from their paths of origin 
and visa-versa also included. In a new path description the first 
line states the line at which this path description ends and the level 
of the path. The last line of the path gives the path type and its 
point of origin. The pointers in the path of origin give the type 
of the path (see below) followed by the line in the circuit description 
at which its description starts and the line to which the path 
returns. In the case of a branch arm the return line is the same as
the line of origin. Another type of pointer in the path of origin 
gives the return of a parallel path and states the line of origin
of that parallel path 
Path Type Meaning
Z Branch arm or loop on a series junction or
a parallel path starting and finishing on 
series junctions.
Y Branch arm or loop on a parallel junction or
a parallel path starting and finishing on 
parallel junctions.
H Parallel path starting on a series junction and
finishing on a parallel junction.
G Parallel path starting on a parallel junction and
finishing on a series junction.
AA.B. TITLE STATEMENT
At any point in the data the word TITLE may be given to 
start a statement and to include a title, i.e. a series of 
characters terminated in a <;>. This title string is printed out 
directly in the results. The character string must include capital 
letters, digits, spaces and line feeds only with up to 2^0 
characters, i.e. this corresponds to 3 cards, 
e.g. TITLE CHANGE OF LINE LENGTH ;
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A . 9 .  .ANALYSIS STATEMENT
The calculation sequence is commenced by giving the word 
ANALYSE in the data but before an analysis is allowed the following 
must be present
1) The input and output ports must both be assigned to 
junctions.
2) There must be at least one output option selected.
3) A frequency range must have been given.
if) A load must be attached to both the input and output 
ports.
5) There must be a path between the input and output ports 
in the circuit.
6) The circuit topology must be acceptable.
A.if. 10. TERMINATION STATEMENT
To terminate a run. on the program the word END must be
given.
A.i f .11. EXECUTION OF PROGRAM
The input data for the program must be on punched cards 
with each new statement on a new card. The fir6t card of this 
deck must be the &J0B card giving the job number and an optional 
title for the job. The next card is the &L0AD card and this will 
load the CHAIN1 program from disc and after this the &RUN card will 
run the program. This is followed by the data and then further 
&RUN cards or an &END card to terminate the job.
&J0B; < job number? 5 <optional title? ;
&L0AD; CHAIN1} DC} < disc no.? 5 ALGOL;
&RUN;t
data for run no. 1 
&RUN;
tdata for run no. 2 etc.
<1LEND;
A.4.12. RUN TUIE ERRORS
Errors that are detected in the program are printed out as 
error messages and, in some cases, the data which produced that 
error.
e.g. CHAIN1 ERROR 14 NETW 27
All the errors are listed in Table A.4.4 with the possible cause 
of that error. Once an error has been detected the program will 
not allow a further analysis statement to bo obeyed and the rest 
of the data will be checked for syntax errors only.
Error
no* Message Meaning Statement
1 title too long any title
2 number of nodes, networks, 
loads or variables 60
max. size 
of circuit
1 1 outshift character in word any word
12 <word> word not acceptable any word
13 JUNC * no.> junction no. not acceptable JUNCTION, LOAD NETWORK or PORT
14 NETW <no.» network no. not acceptable NETWORK or 
VARIABLE
15 NETT <no.> network type no. not acceptable
NETWORK
16 LOAD <no> load no. not acceptable LOAD, VARIABLE
17 PORT <no.> port no. not acceptable PORT
18 VARI <no.> variable no. not acceptable VARIABLE
19 PARA <no.> parameter no. not acceptable VARIABLE
20 OPTI < no.> option no. not acceptable OPTION
21 too many output options OPTION
22 port not assigned to a 
junction
PORT
33 no output options OPTION
24 too many frequency steps FREQUENCY
101 no path between input and 
output ports
102 no load on a port
103
104
LINE <no.> 
LINE <no.>
interactive branch in circuit 
interactive branch in circuitf m u — 1 '~  MAMAMk f t ‘ P n-----
Table A.4.4. - Run Time Errors in CHAIN1
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A.4.13. EXAMPLE, 3dB BRANCH ARM HYBRID RIHG 
Problem
Fig. A.4.12. - 3dB Branch Arm Hybrid Ring
It is required to determine the input impedance and input 
reflection coefficient in complex form and the transmission, both 
in complex form and in dB, for the 3dB branch arm hybrid ring in 
Fig. A.4.12 between ports 1 and 2. The frequency range of interest 
is 5 to 15 GHz in steps of 1 GHz. The characteristic impedance for 
the system is 50ohra (Zo> and the centre design frequency is 10 GHz. 
The line impedances are Z& = Zq and Z^ = An analysis is
required with no line losses and with line losses of 0.1 dB/Viavelength.
Data
In the circuit, as the load ( equal to Zq ) can not be 
attached to a junction with more than one network connected to it, 
it is necessary to include dummy links in series with ports 3 
and 4. In the example this is done also on ports 1 and 2 so that 
the input and output ports could be moved onto ports 3 °r The 
analysis of the circuit is carried out with port 1 as the input port 
and port 2 as the output port. The data for this problem is 
given in Table A.4.5.
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&JOB; <job number? ; HYBRID RING ; 
&LOAD; CHAIN 1 ; DC; 10; ALGOL;
&RUN;
3 DB BRANCH ARM HYBRID KING ?
8 8 it it
NETWORK 1 1 5 1 0.0 0 .0 0.0 0.0
NETWORK 2 6 2 1 0.0 u .o 0.0 0 .0
NETWORK 3 3 7 1 0.0 0 .0 0.0 0.0
NETWORK it 8 it 1 0.0 0 .0 0.0 0 .0
NETWORK 5 5 6 9 3 3 .3 5  o. 25 10 .0 0.0
NETWORK 6 5 7 9 50.0 0. 25 10 .0 0.0
NETWORK 7 6 8 9 50.0  0. 25 10 .0 0.0
NETWORK 8 7 8 9 3 5 .3 5  0. 25 10 .0 0.0
LOAD 1 1 SERIES 50.0  0.0 0.0
LOAD 2 2 SERIES 50.0  0.0 0.0
LOAD 3 3 SERIES 50.0  0.0 0.0
LOAD it it SERIES 50.0  0.0 0.0
PORT 1 1
PORT 2 2
OPTION 9 33 3 8 it5 k 9 o
FREQUENCY 5.0 1.0 15.0
VARIABLE 1 NETWORK 5 it 0.0 0 .1 0 . 1
VARIABLE 2 NETWORK 6 it 0.0 0 .1 0 . 1
VARIABLE 3 NETWORK 7 it 0.0 0 .1 0 . 1
VARIABLE it NETWORK 8 it 0.0 0 .1 0 . 1
TITLE INSERTION LOSS PORTS 1 TO 2 ;
ANALYSE
END
&END;
Table A.it. 5. - Data for 3dB Branch Arm Hybrid Ring on CHAIN 1
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A.'+.l'f. EXAMPLE. COAXIAL SHORT CIRCUIT
Port 1
'////////// / / 7 7  / / / / / / / / / / / / / / .
1
5 5 6
27 4 »
Z /2 Z /2
zo _ V 2 .
J* 7 ^ r7 7 7
Zo
../...Z-JY-./- / / / /_ ¿TZJTY / SS/ \ 
c 1 ?
f Port 2
n.b. 1) The cross section of this short circuit
across A-A is radial about its centre line.
2) All solid lines represent conducting boundaries
Fig. A.'+.'lî« - Coaxial Short Circuit
Fig. A.'+.1i+. - Equivalent Circuit of Coaxial 
Short Circuit
It is required to determine the input impedance as p.u. of
Z and the input reflection coefficient (in modulus and argument o
form) the transmission(both in complex form and in dB) and the
input V.S.W.R. ( >1 ) for the above coaxial short circuit. The
frequency range of interest is 0.5 to 10GHz in steps of 0,5GHz
with a centre design frequency of ^.OGHz . The characteristic
impedance for the system is 50 ohm ( ) • The gap impedance
Z is 6.25ohm and the length 1 is 1.875 cm. The lines are allg
air spaced with losses of 10 dB/metre •
A.it.23
Data
The data for the coaxial short circuit is shown in Table
A.it.6.
&JOB; <job number> ; COAXIAL SHORT CIRCUIT ; 
&LOAP; CHAIN1; DC; 10; ALGOL;
&RUN ;
NON CONTACTING COAXIAL SHORT CIRCUIT ;
8 8 6 1
JUNCTION SERIES1 1 2 3 it o
NETWORK 1 1 3 10 6.25 0.01875 1.0 10.0
NETWORK 2 3 2 10 6.25 0.01875 1.0 10.0
NETWORK 3 1 it 10 6.25 0.01875 1.0 10.0
NETWORK it it 2 10 6.25 0.01875 1.0 10.0
NETWORK 5 3 5 10 25.0 0.01875 1.0 10.0
NETWORK 6 3 6 10 25.0 0.01875 1.0 10.0
NETWORK 7 7 10 25.0 c.01875 1.0 10.0
NETWORK 8 it 8 10 25.0 0.01875 1.0 10.0
LOAD 1 1 SERIES 50.0 0.0 0.0
LOAD 2 2 SERIES 50.0 0.0 0.0
LOAD 3 5 SC 0.0 0.0 0.0
LOAD if 6 SC 0.0 0.0 0.0
LOAD 5 7 SC 0.0 0.0 0.0
LOAD 6 8 SC 0.0 0.0 0.0
PORT 1 1
PORT 2 2
OPTION 18 31» 37 it1 it9 0
FREQUENCY 0.5 0.5 10.0
ANALYSE
END
&END;
Table A.if.6. - Data for Coaxial Short Circuit for CHAIN1
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The MICRO? program will calculate the steady state sinusoidal 
response of a circuit made up of an assembly of n-port networks.
p O k" ^ S *■ J A. ^ J>«r o f 'ktti-arki <v *-e e4e^«.''»-*•€«*. o.^-
to -tie /=»-** <>f
In the program a network is defined as a Circuit complete 
within itself, except for its ports which are used to connect it 
with other networks in the circuit. The network types available in 
the present program are given in Tables A.5.1,A.5.2 and A.5*3« In 
the equivalent circuit of a network each port consists of a 
terminal pair. In the circuit the current entering one terminal of 
such a pair must equal the current leaving the other terminal of 
the same pair. Also in the analysis the program is only interested 
in the voltage difference between the two terminals on a terminal 
pair defining a port. To realise this in the equivalent circuit 
correctly it may be necessary to include an ideal transformer with 
unity turns ratio in cascade with the ports on some if not all the 
networks in the circuit.
To make a circuit suitable for analysis using the KICR03 
program the circuit muGt first be broken down into an assembly of 
n-port networks as shown in the examples in sections A.5*13 and 
k.k.Vu Once the circuit has been broken down into n-port networks 
it will be observed that the networks will have ports connected 
together at junctions in either a series or parallel connection 
as shown in Fig. A.5.1 and A.5.2. If a junction is a mixture of 
these two types then dummy networks, i.e. decoupling transformers 
with unity turns ratio, must be included to form two or more 
junctions of an acceptable type. A number of junctions in the
A.5.1. INTRODUCTION
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Fig. A.5.1.- Series Junction
circuit can then be assigned as external ports for the circuit.
In the analysis there must be a characteristic impedance associated 
with each external port in the circuit. This characteristic impedance 
is required to derive the scattering matrix for the circuit.
The data for the program consists of a number of statements 
each one of which is terminated in a <;> . Some of these statements 
could be further divided into sub-statements or lists of simpler 
data. Full syntax and diagnostic checking of the data is included 
in the program. If a syntax error is detected in the data then the 
program will search for the next <;> in the data to terminate the 
current statement. After this the program will check the rest of 
the data for syntax errors only.
During the running of the program there are three character
streams used by the program
data channel 
message channel 
result channel
The result channel, normally the line printer, consists of a copy 
of the input data , including syntax errors as they are detected, 
and the results of any circuit analysis or optimisation. The 
message channel is used to print out messages for the users 
information during the running of the program. This is normally 
assigned to the line printer but could be assigned to say a 
remote teletype for interactive use of the program. In general all 
the channels mentioned above can be assigned to any suitable 
device or channel including files. The MICR03 program is suitable 
for use in an interactive mode as well as on batch in which case 
it is possible to correct errors detected in the data online.
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0«t.v»..‘f a.i.'»'* o^-cfca^ en, «<>■« included as a later addition to the program.
Also the KICJD version of the program enabled the results
of an analysis to be displayed on the graphical display on the
Elliott 1^j50 computer. The use of the optimisation part of the
program is described in chapter 10 and the graphical display
version of the program is described in section 8.3.
A.5.2. CIRCUIT TOPOLOGY STATEMENTS
A.5.2.1. Circuits
If it is required to store more than one circuit topology 
in the computer then at the start of the description of each circuit 
the circuit number must be given. This is given as a circuit 
statement starting with the word CIRCUIT followed by the circuit 
number. Then all the topology statements in the data will refer 
to this circuit until another circuit statement is given. Any 
number of circuit topologies can be stored , analysed and 
modified as desired in any order, 
e.g. CIRCUIT 15 5
There are two places in the data when the computer does not know 
which circuit is being referred to. This is at the 6tart of the 
data and following the deletion of a circuit. At these two points 
circuit number 0 is assumed until another circuit statement is 
found. Networks, junctions and ports are associated with one circuit 
only and thus the same network, junction or port numbers could 
be used in several different circuits.
A.3*2.2. I'.tworks
n.b. TublesA.5.1, A.5.2 and A.5*3 gives all the network 
types so far included in the MICR03 program.
A.5.5 -
n.b. 1 ) •• if the value is set as zero then an
infinite value is assumed.
Table A.5.1. - 1 -port Networks for the Networks and
Characteristic Impedances in MICRO; Program
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n.b. 1 ) *• if the value is set as zero then an
infinite value is assumed.
Table A.5.1. - 1-port Networks for the Networks and
Characteristic Impedances in MICR03 Program
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Table A.5.2. - 2-port Networks for MICR03 Program
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Network 
type Network
Parameters
No. of Values
Comments
CPLINE
LG p— 1 ~n — q=:
Even mode as 
LINE LG plus 
Odd mode as 
LINE LG
*t— port
CPLINE
WL
o-
o-
o-
Even mode as 
LINE WL plus 
Odd node as 
LINE WL
k-port
CIRCUIT
circuit no.
no. of ports 
on circuit
n-port sub­
circuit 
defined as for 
main circuit
Table A.5»3» - n-port Networks for the KICP03 Program
A network statement is used to connect an n-port network 
of a specified type with the parameters for that network type 
between junctions in the circuit. The network statement must start 
with the word NET followed by the network number.
e.g. NET 27 LINE WL 50.0 0.25 1E+9 0.1 ;
The rest of the network statement consists of a list of the network 
sub-statements given below and these may be included in any order 
provided a network type sub-statement has been included for the 
network, possibly in a previous statement, before any other type 
of network sub-statement is given. If a new network type sub-statement 
is given then all the infor tion associated with the network is 
erased before the new network type is 6et up.
e.g. NET 52 LINE WL 50.0 0.25 1E+9 0.1 JUNCT 25 *H ;
NET 52 PAR 1 75.0 PAR 3 1.5E9 CONN 2 ? ;
network type sub-statement
The network type sub-statement starts with the woru(s) 
giving the network type followed by a list of the parameters 
for that network type as given in Table A.5-1» A.5.2 or A.5.3 . 
e.g. LINE LG 75.0 0.02 0.15 0.21 
N.B. A network could refer to a sub-circuit defined in the 
same way as for the main circuit. For this the word CIRCUIT must 
be given followed by the circuit number and the number of ports 
on that circuit.
e.g. CIRCUIT 5 2
junction sub-statement
The junction sub-statement starts with the word JUNCT 
followed by a  list of the junction numbers to which the network 
is to be connected. The number of junction connections is defined
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by the last network type sub-statement, Table A.5.1, A.5.2 or A.5.3.
e.g. JUNCT 11 13
parameter sub-statement
The parameter sub-statement may be used to alter the value 
of one of the network parameters. Its form is the word PAR followed 
the parameter number in the network parameter list, Table A.5*1,
A.5.2 or A.5.3, and the new value for that parameter, 
e.g. PAR 3 0.65
connection sub-statement
The connection sub-statement may be used to alter the junction 
connection on one junction connection of the network. Its form 
is the word CONN followed by the connection number in the list 
of junction connections for the network, Table A.5*1,A.5*2 or A.5*3» and 
the junction number to be assigned for that junction connection.
e.g. CONN 2 15
A.5>2.3* Junctions
In the circuit data structure junctions are created when a 
network or port is connected to the junction in question. Thus in 
the data it is only necessary to set the junction types to series 
or parallel but this can not be done until the junctions have been 
created in the data structure. The statement to do this is the 
junction statement which starts with the word JUNCT and then the 
junction type word, i.e. SERIES or PARALLEL,followed by a list 
of the junctions to be set to that type.
e.g. JUNCT SERIES 7 21 2 5 I 
JUNCT PARALLEL 8 17 1 6 5
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A.5.2.*f. Ports
The ports statement will assign a list of junctions as 
external ports for a circuit. Its starts with the word PORTS 
followed by a list of junctions to be assigned for the external 
ports. In the program data structure the external ports as refered 
by number. The junction connection for a given port, say port 
i , is obtained from the i th junction entry in the ports statement, 
e.g. PORTS 5 6 2 |
The program can handle at present up to an 8-port network or 
circuit.
A.5.2.5. Characteristic Impedances
The characteristic impedance statement is used to define 
a characteristic impedance for one of the ports of a circuit to 
enable the scattering matrix and other output options to be 
calculated after a circuit analysis. There is only one list of 
characteristic impedances stored and this list may be used for 
the analysis of any circuit stored in the data structure. The 
characteristic impedance statement starts with the word ZO 
followed by the characteristic impedance number, the impedance 
type and the parameters associated with that type. The impedance 
type and parameters are the same as for a 1-port network in Table 
A.5 . 1.
e.g. ZO 2 RJX 50 10 •,
In the circuit analysis the characteristic impedance for 
port i is taken as the characteristic impedance no. i. If there 
are less than i characteristic impedances then the characteristic 
impedance with the largest number is used but there must always be 
at least one .
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Networks, junctions, characteristic impedances and circuits 
may be deleted from the data structure using the delete statement. 
This statement starts with the word DELETE followed by the list 
of éléments to be deleted from the data structure.
e.g. DELETE NET 5 ZO 2 JUNCT 7 CIRCUIT 8 ;
Any number of elements may be deleted in a single delete statement 
but all the elements must refer to the current circuit. An 
exception to this is that any circuit may be included in the list 
of elements to be deleted but this must be the last element in the 
list and a new circuit statement must be included next in the 
data otherwise circuit no. 0 will be assumed for the following 
data.
In the case of the deletion of a junction the junction is 
not deleted directly but it is deleted by deleting, in turn, all 
the networks and ports connected to that junction.
A.5.3. FREQUENCY STATEMENT
The frequency statement defines the frequencies to be 
included in the table of results of the circuit analysis. It 
starts with the word FREQ and then a list of the frequencies, in Hz, 
required in the table of results. These frequencies 
may be single frequencies or blocks of frequencies as defined 
below.
e.g. FREQ 5E9 2.5E6 27E6 $
or FREQ 5E9 STEPLIN 1E9 20E9 19
7E9 STEPLOG 1E5 1E9 4 20E9 5
Only one frequency list is stored and a new frequency list will 
replace the last one.
A.5.2.6. Deletions
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single frequencies
Single frequencies, in Hz,may be included directly in 
the frequency statement.
e.g. FREQ 5E9 2.5E6 2?E6 ;
incremental frequencies
A large number of frequencies may be included using the 
step facility. In this case a single frequency in the frequency 
list is replaced by the word STEPLIN, for linear increments, or 
the word STEPLOG, for logarithmic increments, followed by the 
lower and upper limits of the frequency range and the number of 
steps required.
e.g. FREQ STEPLIN 1E9 20E9 19 5 
FREQ STEPLOG 1E5 1E9 4 i
A.5.4. OUTPUT OPTIONS STATEMENT
The results to be included in the table of results from a 
circuit analysis are defined in the output options statement. This 
statement starts with the word OUTPUT followed by a list of the output 
options required as defined in Table A.5.4. The full format for 
each output option is the option word, port i, port j and the 
format required but if any of these are not applicable to 
a given output option then they must not be included.
e.g. OUTPUT ZO 1 CMPX ZIN 2 MODARG SPAR 2 1 DBARG VSWR 3 5
The width of the line printer will only allow 7 output 
options to be printed on one line and if more are included then 
the results will run onto several lines. If any matrices are entered 
in the output options list then these are output after each line in 
the table of results but the format of the results, if both normal
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Output
option
word
Output option Acceptable formats
for OUTPUT 
state lent
for SPEC 
statement
ZY Element ZY(i,j) in 
mixed matrix
CHPX, MODAHG REAL, IMAG, 
MOD, ARG
SPAR Element S(i,j) in 
scattering matrix
CMPX, MODARG, 
DBARG
REAL, IMAG, 
MOD, ARG, DB
ZO Characteristic 
impedance for port i
CMPX, MODARG REAL, IMAG, 
MOD, ARG
ZIN Input impedance 
port i
CMPX, MODARG REAL, IMAG, 
MOD, ARG
YO Characteristic 
admittance port i
CMPX, MODAHG REAL, IMAG, 
MOD, ARG
YIN Input admittance 
port i
CMPX, MODARG REAL, IMAG, 
MOD, ARG
VSWR Voltage Standing 
Wave Ratio port i
none none
ZYMX Complete mixed 
matrix
CMPX, MODARG not
acceptable
SPKX Complete scattering 
matrix for circuit
CMPX, MODARG, 
DBARG
not
acceptable
N.B. The output option format •,•0^ «  »re as follows
Output option 
format format
CMPX value output in complex form
MODARG value output in modulus and 
argument form
DBARG value output in modulus 
dB and argument form
REAL real part of value
IMAG imaginary part of value
MOD modulus of value
ARG argument of value
DB modulus of value in dB
Table A.5.4. - Output Options for HICR03 Program
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and matrix options are included, ia not very easy to decipher.
Only one output option list is stored and a new output option 
list will replace an old one.
A.5-5- ANALYSIS
To start an analysis an analyse statement must be given in 
the data. This statement consists of the word ANALYSE,
e.g. ANALYSE ;
If the fault indicator is set then the analyse statement is 
ignored. Otherwise first a check is made to see if the circuit 
and data is sufficiently defined for an analysis. Any errors found 
are printed out . If no errors are found then an analysis of 
the circuit performance is carried out for all the frequencies 
in the frequency list and the required results, given in the output 
options list,are printed out in a table of results.
A.5.6. OTHER STATEMENTS
A.5.6.1. End Statement
The end statement consists of the word END and it
will terminate the current run of the MICH03 program, 
e.g. END ;
A.5.6.2. Newrun Statement
The newrun statement consists of the word NEWSUN and
it will cause the current data structure to be cleared so that a 
completely fresh start may be made in the data. The channels assigned 
for input and output for the program are left unchanged.
e.g. NEWSUN $
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The label statement consists of the word LABEL followed by 
a string of characters defining a label string and terminated by 
a <;> which also terminates the statement. This label string is 
stored in the data structure and it is printed out in the results 
before the results obtained from an analyse statement. Only one 
label string i6 stored and a new one will replace the last one 
stored.
e.g. LABEL DATA FOR CIRCUIT NUKBER 2 ;
A.5»6»^. Nofault Statement
After an error is detected in the data a fault indicator is 
set and further analyse statements are ignored. In an interactive 
use of the program it is possible to correct data errors. In this 
case the nofault statement can be used to clear the fault indicator. 
This statement consists of the word NOFAULT.'
e.g. NOFAULT 5
A.5.6.5. Structure Statement
The structure statement will cause the entire data structure 
formed so far by the data read in to be printed out. This statement 
consists of the word STRUCTURE, 
e.g. STRUCTURE »
This statement is intended for the programmer interested in locating 
possible errors in the data structure during program development.
A.5.7. CHANNEL ASSIGNMENT
Initially the input and output channels for the program are
A.5.6.3. Label Statement
set as follows
A.5.6.3. Label Statoi-.ont
The label statement consists of the word LABEL followed by 
a string of characters defining a label string and terminated by 
a <;> which also terminates the statement. This label string is 
stored in the data structure and it is printed out in the results 
before the results obtained from an analyse statement. Only one 
label string is stored and a new one will replace the last one 
stored.
e.g. LABEL DATA FOR CIRCUIT NUMBER 2 ;
A.5»6.if. Nofault Statement
After an error is detected in the data a fault indicator is 
set and further analyse statements are ignored. In an interactive 
use of the program it is possible to correct data errors. In this 
case the nofault statement can be used to clear the fault indicator. 
This statement consists of the word NOFAULT.'
e.g. NOFAULT {
A.5.6.5. Structure Statement
The structure statement will cause the entire data structure 
formed so far by the data read in to be printed out. This statement 
consists of the word STRUCTURE, 
e.g. STRUCTURE j
This statement is intended for the programmer interested in locating 
possible errors in the data structure during program development.
A.5.7. CHANNEL ASSIGNMENT
Initially the input and output channels for the program are
set as follows
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data channel - assigned to channel 50 
message channel - puifch 4, line printer 
result channel - punch k , line printer
During the running of the program these character streams may be
reassigned to any suitable input or output channel. The data channel
is initially assigned to channel 50 and in this way channel 50
can be assigned before the program run to pick up the required
channel for the data, e.g. card reader, paper tape reader, remote
teletype etc..
The character streams may be reassigned during the running
of the program using the following statements
DATA «.channel no.> - reassign data channel 
ERROR «channel no.» - reassign message channel 
RESULT «channel no.»- reassign result channel
In each statement «channel no.» refers to the Algol device number, 
in Elliott L100 Algol, for the required peripheral device or the 
channel no. previously assigned to the required device or file.
A certain amount of care should be used in the use of the statements 
in case a channel, such as the data channel^ is assigned to an 
unsuitable channel no. in which case control of the program could 
be lost.
A.5.8. JOB PREPARATION 
A.5.8.1. Data
The data for the MICR03 program consists of a set of statements
as defined in sections A.5.2 to A.5*7 with each statement
terminated in a <;> . These statements consist of an assembly in
a defined order of the following items :-
words - a word is a group of upper case letters only but 
in addition an identifier is also accepted as a 
word, i.e.a group of letters and/or digits which
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must start with a letter.
e.g. CIRCUIT NET WG16 PORTS
integers - an integer is a number which does not contain
a decimal point or exponent. The number must not 
have more than 6 digits in it. 
e.g. 2?6 5^3 -10 0 +1256
reals - a real number is a number with a decimal point and/or 
an exponent in it but in addition in the program 
an integer is also acceptable as a real number.
The letter E must be used to represent the exponent 
to the base 10 of the number but the number must 
not start with an E. 
e.g. 7.6 .62 76. 1.2E+9 7.5E-12
1E9 1E-7
semi-colon - a semi-colon is used as a statement terminator.
erase - A % or in the data is used as an erasing symbol 
as described in section A.5.9.
All other characters in the data are ignored and may be
considered equivalent to spaces.
A.5.8.2. Storage Requirements
The storage required by the segmented version of the 
MICRO? program is 19000 words. Disc systems DES1 or DES2 may be 
used but for interactive work the multi-programming DES2 system 
must be used on the Elliott ^130 computer.
A.5.8.3. Batch Processing
The job stream for batch processing using the MICR03
program is as follows for input data on cards • —
«.JOB; <job number? 5 
«.ASSIGN; 50{ CR}
«.LOAD; MICR035 DC; <disc no.> ; ALGOL; '
«.BUN;
4data for MICR03 program
I«.END;
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The character stream which must be typed in on the remote 
teletype to start the program is as follows ( n.b. all the 
characters not underlined are printed out by the computer )
A.5.8.4 . Interactive use on Remote Teletype
••MES: Dili,ALLOC. 10.
ALLOC
END
•»MES: ALLOC.CL.
&A;50;CTP;
&A ; < assign channel no.s to files as necessary > 
&A; i_
END
**MES: DIM.MIC3D.10.
SEGMENTS
4086
5742
235^
MIC 3D 
END
••MES: MIC3D.
DRO 
DR 10 
DR50 
AC 10 
CMPLEX 
SPR
DISMAN 
ERROR 50;
*• ASSIGNED
t
t
type In data for prorram MIC3D •
•• RUNEND
END
•*MES:
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Initially a >f!> must be typed in to obtain the message 
<**MES:> printed out on the teletype. If this can not be obtained 
then the teletype is not connected to the computer correctly.
The first line typed in after the <**MES:> will load the ALLOC 
program and the next line typed in after a<**MES:> will run 
the ALLOC program. This program is run with the parameter < CL> 
to clear the current assignment table after which each channel 
number as required can be assigned after each <8cAi> is typed out.
It is essential to assign channel 50 to the CTP as the data 
stream for the program is on channel 50. The ALLOC program is 
terminated with a <!>and a new message <**MES:> will be printed 
out. Then the HIC30 program can be loaded from disc 10 and then 
run by typing in its name after another <**MES:>.
The first line of data for the program must be the statement 
< ERROR 50 ;> and this will assign the message channel for the 
program to the teletype. After this the message <** ASSIGNED>will 
be printed out. If this is not printed out then the program is 
not working correctly. The main data for the program can now be 
typed in on the teletype. If an error is detected in the data then 
the program will print out a suitable error message giving 
the nature of the error. After each line of data has been read in a t 
will be printed on a new line to indicate that the program is 
ready to read in the next line of data. To terminate the program 
run the statement ^EIiDj>mu6t be typed in. Alternatively the program 
can be abandoned at any time by typing in a <■!>.
It is a very slow process to type in data on the teletype 
and it is suggested that the user should prepare his data on cards 
and read the cards into hie own file. Then this data can be read in 
to the program at any time by typing in the statement <DATA 
< channel no. assigned to file>;>. If this file contains the
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statement < DATA 50 ;> in place of any<ANALYSE ;> statements then 
control of the program will return to the teletype so that any 
errors detected in the data can be corrected before an<ANALYSE ;> 
statement is typed in on the teletype.
A.5.9. DATA ERRORS
A.5-9.1. Data Preparation
If any errors are made whilst typing in or preparing the 
data for the program then it may be possible to erase these errors 
as described below.
Erase syntax
If it is required to erase a character group from the data 
then that group must be followed by the symbol % immediately 
following that character group.
e.g. NET LAME?» LINE WL 75-0^ 50.0 0.57 1E9 0.1 ;
Abandon statement
If it is required to terminate a statement before it i6 
completed then a %% must be typed in. The statement will then 
be abandoned at that point and if the first % also follows the 
last character group then that character group will be ignored.
e.g. NFT 8 LINE WL 50.0 0.1 %%
NET 8 LINE LG 50.0 0.1 0.75 0.1 ;
It should be noted that the statement is only abandoned and
not completely ignored. Thus the information which may have been
stored from this statement must be deleted using the DELETE
statement or overwritten using the next statement in the data.
A.5.9.2. Syntax Errors
All syntax errors are detected in the program and it is 
impossible to corrupt the program by errors in the data unless
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a channel assignment is made for the input or output of the program 
to an unsuitable channel. When a syntax error is detected then 
the message <** SYNTAX ERRGR>followed by the error number and the 
last character group read in is printed out. The cause of each 
syntax error number is given in section A.5«10. A syntax error 
will not cause the current statement to be ignored and any data 
formed by this statement should bo corrected by later deletion or 
by over writing in further statements in the data. All syntax errors 
can be corrected by further statements in the data but the fault 
indicator must be cleared, using the statement < NOFAULT ;> before 
the program will allow an analysis statement to be obeyed.
A.5.9«3. Circuit Errors
Following an<ANALYSE ;> statement in the data a check is 
made to ensure that the circuit to be analysed, including any 
sub-circuits used in this circuit, i6 sufficiently defined for 
analysis. If it is not then the message <** CIRCUIT ERR0R> followed 
by an error number is printed out for each error detected and the 
ANALYSE statement is ignored. The cause of each error number is 
given in section A.5>11«
A.5*9.^. Messages
The messages given in section A.5«12 may be printed out 
during the running of the program. Some of these messages just 
indicate to the user that a particular statement has been accepted 
whilst others indicate errors in tho data and two of the messages 
will be followed by the program being abandoned.
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A.5.10. SYNTAX ERRORS
Error no. Statement Cause
1 any statement does not start with a word
2 ' any first word of statement not acceptable
3 any circuit no. not integer
k any statement not terminated in<;>
5 any more than 6 digits in an integer
6 any no digits in a real number
11 network network no. not integer
12 network network sub-statement does not start 
with word
1^ network network type sub-statement not given 
before a JUIICT, PAR or CONN sub-statement
15 network network parameter not real number
16 network parameter no. not integer
17 network parameter no. not acceptable
18 network connection no. not integer
19 network connection no. not acceptable
20 network junction no. not integer
21 network junction no. not integer
22 network SERI or SHNT not followed by Z type word
23 network sub-circuit no. not integer
2*t network no. of ports on sub-circuit not integer
25 network LINE or CPLINE not followed by line type word
26 network LINE or CPLINE lino type word not 
acceptable
27 network network type word not acceptable as network type or sub-program name
28 network network sub-type word for sub-program 
not given.
31 junction junction type not word
32 junction junction type word not SERIES or PARALLEL
33 junction junction no. not integer
3^ junction junction no. not present in circuit
ports junction no. not integer
**5 char*imped. char, imped, no. not integer
*»6 char.imped. char, imped, typo not word
*»7 char.imped. char, imped, typo word not acceptable
char.imped. char, imped, parameter not real number
*»9 char.imped. char, imped, not terminate in<i>
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Error no. Statement Cause
51 frequency frequency not real number
52 frequency word in frequency list not STEPLIN 
or STEPLOG
55 • frequency lower frequency in STEP not real number
5^ frequency upper frequency in STEP not real number
55 frequency number of steps in STEP not integer
6 1 output/spec option does not start with word
6 2 output/spec option word not acceptable
65 output/spec option port no. not integer
6*+ output/spec option format not word
65 output/spec option format word not acceptable
66 output/spec option format DBARG or DB not acceptable
67 spec frequency value not real number
68 spec option value not real number
69 spec weight not real number
71 delete delete element does not start with word
72 delete delete element word not acceptable
75 delete circuit number not set
7*f delete delete element no. not integer
75 delete delete element not present in circuit
81 data channol no. not integer
82 error channel no. not integer
85 result channel no. not integer
101 vary vary element not word
102 vary vary element word not acceptable
103 vary vary element no. net integer
10*f vary parameter no. not integer
105 vary upper limit for variable not real number
106 vary upper limit for variable less than 
lower limit
107 vary word PAR not given for element
1 10 analyse/
optimise
fault indicator set
1 1 1 optimise optimisation program name not given
115 optimise no. of iterations not integer
114 optimise . optimisation program not in store
120 display no results stored
N.B. All errors greater than 1000 are produced by the cub-programs 
used by the MICR03 program.
li
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A . 5.11. C I R C U I T  ERRORS
Error no. Cause
1 circuit not in store
2 junction type not set on at least one junction
3 network connection not set on at least one network
k no junctions or more than 8 junctions assigned 
as external ports for the circuit
6 no. of external ports on sub-circuit does not 
match no. of connections on call of sub-circuit
21 no char, imped, defined
22 no frequency list defined for analysis
23 no output or spec list defined
2k option port no. in output options list not 
acceptable for analysis
25 no vary list defined for optimisation
2 6 circuit no. for element in vary list for optimisation 
not defined
27 ZO or NET no. on vary element in vary list for 
optimisation not defined in the circuit
2 8 parameter no. for ZO or NET in vary list for 
optimisation not acceptable
A.5.12. RUN TIKE MESSAGES 
During Reading of the Bata
Message
•» SYNTAX ERROR 
<no.»-<syntax>
Meaning
A syntax error has 
been detected in the 
data
Continuation
Fault indicator 
set
•• CIRCUIT ERROR 
<no«>
A circuit error has 
been detected whilst 
checking for an 
analysis or optimisation
Fault indicator 
set
DATA more input data is 
requested after an 
analysis, optimisation 
or at the start of the 
program run
to read more data
•* CIRCUIT <no.> This circuit no. is 
being checked for 
errors
to check circuit
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Message Meaning Continuation
** ANALYSIS An analysis has 
been started
to carry out a 
circuit analysis
•• OPTIMISE An optimisation 
has been started
to carry out a 
circuit optimisation
ASSIGNED An input/output 
channel for the 
program has been 
reassigned
with new channel set
** RESTAKT The data structure 
has been cleared 
after a newrun 
statement
with a completely 
new start in the 
data but with the 
old channel assignments
** RUNEND The program has 
been terminated
program run terminated
** IST OFLO The data structure 
formed is too large 
to be stored
program run terminated
** DISPLAY PLOT Display statement 
accepted
control of program 
transfereu to visual 
display
During an Analysis or Optimisation
Message Meaning Continuation
*• SINGULAR A matrix operation 
can not be performed 
at the current 
frequency in the 
analysis or optimisation
next set of results 
at the current frequency 
incorrect
•* EX SINGULAR as for <** SINGULAR>on 
a different matrix 
operation
next set of results 
at the current frequency 
incorrect
During Dumping Graphs from the Visual Display
Message Meaning Continuation
• * Request for the 
program to dump a 
graph onto the 
digital plotter
If a <.> is typed in 
the dump continues 
otherwise if any other 
character dump ignored
•• DISPLAY DUMP A graph is being dumped 
onto the digital plotter
to dump graph
•• END DUMP The dump of a graph is 
complete
return to control 
from visual display
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A. 5 .13- EXAMPLE, 3dB BRANCH ARM HYP.3JI) RING
1 2
Fig. A.5.3.- 3dB Branch Arm Hybrid Ring 
Problem
It is required to determine the input impedance and input
reflection coefficient in complex form, the transmission between
ports 1 and 2, 1 and 3, and 1 and A in dli and arguement, and the
input V.S.W.R. for the 3dB branch arm hybrid ring in Fig. A.5«3*
The frequency range of interest is 5 to 15 GHz in steps of 1 GHz .
The characteristic impedance of the system is 50 ohm ( )
and the centre design frequency is 10 GHz . The line impedances
Z = Z and Z.= 3 /[?. An analysis is required with no line losses a o b o v
and with line losses of 0.1 dB/vavelength.
Data
The data for the 3dB branch arm hybrid ring is shown in
Table A«5«3
8-JOB; <job number> ;
&ASSIGN; 50; CR;
8<L0AD; HICS03; DC; 10; ALGOL;
&RUN;
LABEL 3DB BRANCH ARH HYBRID RING;
NET 1 LINE WL 35-35 0.25 10E9 0.0 JUNCT 1 2 ;
NET 2 LINE 'X 50.0 0.25 10E9 0.0 JUNCT 1 3 ;
NET 5 LINE WL 50.0 0.25 10E9 0.0 JUNCT 2 if ;
NET if LINE WL 35.35 0.25 10E9 0.0 JUNCT 3 ^ !
JUNCT PARALLEL 1 2 3 ^ i 
PORTS 1 2 3 ** i 
ZO 1 R 50.0 ;
FREQ STEPLIN 529 15E9 10 ;
OUTPUT ZIN 1 CMPX SPAR 1 1 CMPX SPAR 2 1 DBARG 
SPAR 3 1 DBARG SPAR *f 1 DBARG VSWR 1 ; 
LABEL LINES LOSSLESS ;
ANALYSE;
NET 1 PAR if 0.1 ; NET 2 PAR if 0.1 ;
NET 3 PAR if 0.1 ; NET if PAR if 0.1 ;
ANALYSE;
END;
&END;
Table A.5.3. - Data for 3d3 Branch Arm Hybrid Ring
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A.5.1^. EXAMPLE, COa XTAL SKOPT CIRCUIT
Port 1
1 5 6
‘ !7 «
kL,________________/  “ fC k ______ :________
Z /2 Z_/2 2O V 2 V 2
0
Port 2
zzzzzzzzzzzzZ 'z^zZzzzzzzz zz/zzz
n.b. 1) The cross section of tliis short circuit
across A-A is radial about its centre line.
2) All solid lines represent conducting boundaries. 
Fig. A.5.«t. - Coaxial Short Circuit
Short Circuit
Problem — . . . .------ It is required to determine the input impedance, in modulus
and arguement, the input reflection coefficient both in modulus 
and arguement and in dB, and the transmission in complex form 
for the above non—contacting coaxial short circuit. The frequency 
range of interest is 0.5 to 10GHzin steps of 0.5GHz with a 
centre design frequency of U GHz • The characteristic impedance of 
the system is 50 ohm ( ZQ ). The gap impedances, Zg, are 6.25ohm 
and the length 1 is 1.8?5cm .The lines are all air spaced with a 
loss of 10 dB/m and the short circuits at junctions 5, 6,7 and 8 
are assumed equivalent to a series R L circuit of 0.1 ohm and
0.1 nU
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Data
The data for the non-contacting coaxial short circuit 
is given in Table A.5.5*
EcJOB; <job number > ;
&ASSIGN ; 50; CR;
&L0AD; MICS03; DC; 10; ALGOL;
&RUN ;
LABEL NON CONTACTING COAXIAL SHORT CIRCUIT ;
NET 1 LINE LG 6.25 0.01875 1.0 10.0 JUNCT 1 3 i
NET 2 LINE LG 6.25 0.018?5 1.0 10.0 JUNCT 3 2 ;
NET 3 LINE LG 6.25 0.01875 1.0 10.0 JUNCT 1 if ;
NET if LINE LG 6.25 0.01875 1.0 10.0 JUNCT if 2 ;
NET 5 LINE LG 25.0 0.018?5 1.0 10.0 JUNCT 3 5 ;
NET 6 LINE LG 25.0 0.01875 1.0 10.0 JUNCT 3 6 ;
NET 7 LINE LG 25.0 0.01875 1.0 10.0 JUNCT if 7 5
NET 8 LINE LG 25.0 0.01875 1.0 10.0 JUNCT if 8 ;
NET 9 SRLC 0.1 0.1E-9 0.0 JUNCT 5 ;
NET 10 SRLC 0.1 0.1E-9 0.0 JUNCT 6 5
NET 11 SRLC 0.1 0.1E-9 0.0 JUNCT 7 ;
NET 12 SRLC 0.1 0.1E-9 0.0 JUNCT 8 ;
JUNCT SERIES 1 2 3 ‘t 5 6 7 8 i
PORTS 1 2 ; "*
ZO 1 R 50.0 ;
FREQ STEPLIN 0.5E9 10E9 19 *.
OUTPUT ZIN 1 MODARG SPAR 1 1 HODARG
SPAR 2 1 CMPX SPAR 1 1 DBARG VSWR 1 ; 
LABEL LINE LOSSES OF 10DB/M ;
ANALYSE;
END;
& END;
Table A.5.5. - Data for Coaxial Short Circuit

- A.5.5  ^ -
>* >o O  O C  >  □  "\j ■> >  -O >•uMO r o c  c l ', rv  o  rv o  roofow *< c\; V cm ro a\ rv ro
W 'O  N T  I  XI
r l r i  H (M  H  CV Cü ÍNJ i'w (\) (\  r4
o  o  s  >  w >o o X» 'J O
H  N  fO I t ^  V T-i O' o c* ro o
fv ^  -sT O  <  : X\ ▼H o ic. *o o
H  (VSK) H CM 1 W  V  
» 1
ro
cm cm cm ro ^  in  ^ rv CM c t rv
v t N  h  \ r  T-: • 00 • • cv *o o
► -  *  -  -  c:> » ro •O — • •
h  r  j  N  to o  h  in ro fv O H
IT* X- IT. tv X  tH o- H X  a X
rvj —i <ao rvj rv  o  ro rv. X - o> *0 *o
^  cv c  h  'T  ro ro rv to T-f CM o
O' 00 CM CM *Ti 'O rv ro L*N X cc-
kr\ M- CM • ■vr o
i 1 K
\T H  CJ O ' o  ' i  r~ Cv CM i a  c> ro
c  <c c  a  t iT fv u c  c v>
► -  • o  • sr rv ■H M? _0 CM •■
ro T '  cv • r ;  • • • • • • • o
CM H  H h  t-( X CC >C O rv  >o H
1 1 1 1 I I 1 1 1 i i 1
rc  ■« .n  y j >  c o X T-l ^  V r*^
to r -  *r <  V  i x< fO o  v
H  n,- ^  J  N  h Ò r » T- t T l  V
3  3  3  3  W -O 'M o M" r f  ~
1 1 1 1 i
->  ->  ->  “ > ” )  “ i ” 5 “ 3 J J
H r i H ' O  r-l O r-f O ■O (V O y )
- •. J\ V. fV *V ■v •*• W O' •_
C. r )  N  :  J rv ro CM ro X V
r  r  r  r » r  c cv -r «-f r* «-»
i 1 1
CM «H vC CM CM O  t V r - CC o  ro to
o  rv  c  «-• ^  rv •r. rv K> T~t Tv
O' CC CV CM IT >c fv rv ro L* OC X
N  r v  M A  ^ CM 1 V  M o
1 1 1
in h o r fv r'v o <“• o it* cm cm
r -  *-• t -  r* r  '-»* • • *  * ^  -  * ^  *“
•O t o  t v  o  c j  t o  O  O  'T; cm r>  OCH^orj^fO'/^v-ccNi
o o o o o o o o o o o o  
c  O  O  O  0 0 0 C T 5 0 0 0 C  ( / ( o  I ‘ f . i . i ‘ > ‘ o  o
in  o  m  c  ir. o  m  c  i r  o  in •
• » . »■ »  »  », » . »  »  * • O
s t l A L ^ ' O ' C ^ f ^ t C t C O O ' H
ST
OP
E 
LF
ET
 4
?6
’)2
 
Lo
ED
 1
/-9
19
Appendix A.6
The Computer Aided Design of 
Microwave C i r c u i t s
Thi6 Appendi'-c ie a reprint from the following paper
B.G. Marchent, 'The Computer Aided Design of Microwave Circuits', 
IREE Czechoslovakia, Summer School on Circuit Theory 1971, Short 
Contributions Vol. 2, pp. 255- 263
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THE COMPUTER AIDED DESIGN OF MICROWAVE CIRCUITS 
by B.G. Karchent
This paper is concerned with the frequency domain 
analysis of linear microwave circuits. A method of analysis for 
microwave circuits using mixed matrices will be described with 
a computer program which uses this method of analysis.
All microwave components involve the transmission of 
a signal between one port of an n-port network and another port 
of the sane network. Every microwave component can thus be completely 
described within an n-port network. Thus a microwave circuit 
can be considered as a general assembly of n-port networks. In i
n-oort network theory we are only interested in the voltage and 
current at each port on each network. Thus, in practice, it may 
be necessary to include an ideal transformer with unity turns 
ratio in cascade with each port on each network to realise the 
correct equivalent circuit.
Previously, for the frequency domain analysis of
( 1 - 4)  (5)microwave circuits, either a chain matrix or a nodal
analysis has been used. The chain matrix analysis is simple to 
apply to a cascade of 2-port networks but it is very difficult, 
if not impossible, to apply it to a general assembly of n-port 
networks. On the other hand the nodal analysis can bo applied 
to some assemblies of n-port networks but it is mainly intended 
for the analysis of lumped element circuits. In particular it is 
difficult to apply if series junction connections of the networks, 
see Fig. 1, are present in the circuit. The mixed matrix method 
of analysis which will be described in this paper has been 
specially designed for the analysis of general assemblies of 
n-port networks.
In an assembly of n-port networks two types of 
interconnection of the networks at junctions may be defined. 
These are the series and parallel connections of the networks
i
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as shown in Fig. 1 and 2. If a junction is a mixture of these two 
types then a dummy network, possibly an ideal transformer with unity 
turns ratio, must be included to break the junction into separate 
acceptable junctions. An example of the use of parallel junctions 
is shown in the microwave integrated phase shifter in Fig. 3» In 
this a plan view of the microstrip lines in the circuit is shown 
and below all these a ground plane is assumed to bo present. An 
example of the use of series junctions is shown in the non-contacting 
coaxial short circuit in Fig. k .
In Fig. 1, at a series junction, the current i is common
and the voltage v^ is the sum o: the input voltages into all the
networksconnected to that junction. In Fig. 2, at a parallel
junction, the voltage v is common and the current i is the sumJ p P
of the input currents into all the networks connected to that
junction, Thus we can set up the follow equation relating the sum
to common variables for every junction in the circuit
~ V ] " z c" ”l
3 = # 3I J _ D Y_ VL PJ p
where V and I are column vectors and suffix 's' indicates all the 
series junctions and suffix 'p' indicates all the parallel junctions. 
The ZCDY mixed matrix is a square matrix but in general it will 
not be symmetric.
Initially a zero matrix is set up for the mixed matrix 
which implies that all the series junctions aro short circuited 
and all the parallel junctions are open circuited. A mixed matrix 
is then set up for each network in the circuit in turn and added 
to this zero matrix. Once the full mixed matrix has been not up 
the internal junctions will have no current generator or voltage 
generatorpresent so v^ or i^ will be zero for those junctions and 
they may be eliminnted from the full mixed matrix using the normal 
procedure of Guass elimination to give the reduced mixed matrix of
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r v  i —
1
ts o __
J
1 1s _ . 3
1 » D* Y ' _ . Vp - i P
where only the junctions which have been assigned as external ports, 
for the insertion or extraction of signals to or from the circuit, 
now remain in the mixed matrix. It is usual , in the Guass elimination, 
to employ sparse matrix techniques with row interchanges to improve 
the computation time and accuracy.
i
So far it has been assumed that a mixed matrix is available 
to describe each network in the circuit but in practice the required 
mixed matrix may be difficult to obtain. This Is because it is 
necessary to get the correct voltage and current variables on the 
correct side of the mixed matrix equation for the network. In the |
case of a 2-port network it may be connected from a series to a 
series junction, from a parallel to a parallel junction, from a 
series to a parallel junction or from a parallel to a series junction 
which produces k possible mixed matrices for that network. In 
general for an n-port network there are 2n possible mixed matrices 
one of which will be the one required for the given set of network 
connections. I will try to describe how this problem is overcome.
Fig. 5 shows some very simple one and two port lumped 
element networks. For these all the possible mixed matrix options 
may be provided for in a computer program taking advantage of 
similarities in the mixed matrix equations. f’or complex lumped 
element networks a separate method of circuit analysis for lumped 
element circuits must be used. A very suitable one for this 
application is the mixed mesh and cutset analysis described by 
Branin^ Fig. 6 shows an example of a typical lumped element 
circuit. In the mixed mesh and cutset analysis a search 
is made for a tree in the circuit which must contain all the 
voltage generators but no current generators. All the other lumped 
elements which are not in the tree are then link elements. The 
analysis of the lumped circuit is then carried out in terms of 
the tree element voltages and the link clement currents. In the 
lumped network tho ports connected to series junctions, as
- x .G .b  -
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current generators, will be considered as link elements whilst the 
ports connected to parallel .junctions, as voltage genertors, will 
be considered as tree elements. Thus the mixed mesh and cutset 
analysis of a lumped element circuit will automatically produce 
the required mixed matrix for the network.
In the case of distributed networks it is usually fairly 
easy to set up the scattering matrix for the network in the form
where the b and a terms are column vectors and the scattering matrix 
is assumed to be partitioned. The scattering matrix can be 
translated to the required mixed matrix using the following equation:-
v "ls "s"3a -S_R B op )RA os
[ • Mx ( <}+S_ ) 3 - -S  P •-sJ L v iL p- - c u op 0 os D p
where 1? is a unit diagonal matrix and the extra suffix *0* deiines 
the characteristic impedance for the series and parallel junctions. 
In this equation all the values of Rq are real and equal.
Once the full nixed matrix has been set up for the entire 
circuit and reduced it may be translated to scattering parameters 
for the entire circuit between its external ports using the 
following equation
bU p
os
0
0
R*opH
Z'+Z -C'Z "Ios op I
.tD' - « * ^ 1
where Z is of the form R +.1 X anu may be different at each o 0 0
external port and * indicates the complex conjugate.
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The computer program wri tten to use the mixed matrix
method of analysis for the frequency domain analysis of linear
(7)microwave circuits is called MICK02 • It does not as yet include 
all the facilities required for actual Computer Aided Design of 
Microwave Circuits but it has helj'ed to prove, in a program with 
a very vorsitile structure, that this method of mixed matrix analysis 
does work and produces the correct results. The networks that are 
at present included in this program are very trival but it is hoped 
to improve the program in the near future with microwave components 
in waveguide, microstrip, coaxial line etc.
A practical example for this program is shown in the 
microwave integratec circuit phase shifter in Fig. 3 and the data 
for the computer program for this example is shown in Fig. 7. The, Idata consists of a set of statements which may be given in any 
order with each one terminated in a semi-colon. The program 
provides complete diagnostic facilities and any errors in the 
data are printed out so they may be later corrected. The program 
may be used on batch processing or on-line on a teletype. In the 
latter case errors in the data may be corrected as they are 
detected. Also the results of a circuit analysis may be displayed, 
in graphical form, on an on-line CUT display on a rectangular 
griQj polar grid or on a smith chart with the option of dumping 
the graph onto a digital plotter. Cn the CKT display the graph 
which is to be plotted is selected by means of a light pen 
pointed at a menu on the CKT display.
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LJOB;
¿LOAD; MICR02; DC; 10; ALGOL;
¿ASSIGN; 50; CR;
¿RUN;
LABEL CIRCULAR HYBRID RING 90 DEG PHASE SHIFTER;
NETWORK 1 LINEWL 70.71 0.25 2E9 0. 1 JUNCTION 1 2
NETWORK 2 LINEUL 70.71 0.25 2E9 0. 1 JUNCTION 2 3
NETWORK 5 LINEWL 70.71 0.25 2E9 0. 1 JUNCTION 3 if
NETWORK If LINEWL 70.71 0.75 2E9 0. 1 JUNCTICN if 1
NETWORK 5 LINEWL 22.58^ 0.10927 2E9 0.1 JUNCTION
NETWORK 6 LINEWL 76.869 0.33765 2S9 0.1 JUNCTION I
NETWORK 7 LOADSRL:0 1.0 0.13-9i 0 JUNCTION 5 ;
NETWORK 8 LOADSRLC 1.0 0.1E-9I 0 JUNCT ION 6 5
PORT 1 RJX 50 0 JUNCTION 1 »
PORT 2 RJX 50 0 JUNCT ION 3 5
JUNCTION PARALLEL 1 2 3 •* 5 6 ;i
OUTPUT ZIN 1 CMPX SPAR 1 1 MODARG SPAR 2 1 MODARG
SPAR 1 1 DBARG SPAR 2 1 DBARG VSWR 1 ?
FREQUENCY STEPLIN 1.5S9 2.5K9 20 ;
LABEL DIODES FORWARD BIASSED WITH LINE LOSS'OS OF 0.1 DB/V/L;
COMPUTE;
NETWORK 7 PARAMETER 3 0.5E-12
NETWORK 8 PARAMETER 3 0.5K-12
LABEL DIODES REVERSE BIASSED WITH LINE LOSSES OF 0.1 L'B/WL ; 
COMPUTE;
END;
LEND;
Fig. 7 - Data for Phase Shifter for M.ICR02
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